blob: 19a412b675072da53fb00c4c43a02dd8e74d485d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
|
---------- Begin Simulation Statistics ----------
sim_seconds 51.727209 # Number of seconds simulated
sim_ticks 51727209160500 # Number of ticks simulated
final_tick 51727209160500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 180889 # Simulator instruction rate (inst/s)
host_op_rate 212546 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 9849373518 # Simulator tick rate (ticks/s)
host_mem_usage 656984 # Number of bytes of host memory used
host_seconds 5251.83 # Real time elapsed on the host
sim_insts 949996153 # Number of instructions simulated
sim_ops 1116252474 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::realview.ide 424768 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 725248 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 1005696 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 91312008 # Number of bytes read from this memory
system.physmem.bytes_read::total 93467720 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 9575168 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 9575168 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 57345920 # Number of bytes written to this memory
system.physmem.bytes_written::realview.ide 6826496 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.inst 101255460 # Number of bytes written to this memory
system.physmem.bytes_written::total 165427876 # Number of bytes written to this memory
system.physmem.num_reads::realview.ide 6637 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 11332 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 15714 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 1426763 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1460446 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 896030 # Number of write requests responded to by this memory
system.physmem.num_writes::realview.ide 106664 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.inst 1584368 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2587062 # Number of write requests responded to by this memory
system.physmem.bw_read::realview.ide 8212 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 14021 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 19442 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 1765261 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 1806935 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 185109 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 185109 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1108622 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::realview.ide 131971 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.inst 1957489 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 3198082 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1108622 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 140183 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 14021 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 19442 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 3722750 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 5005018 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1460446 # Number of read requests accepted
system.physmem.writeReqs 2587062 # Number of write requests accepted
system.physmem.readBursts 1460446 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 2587062 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 93277376 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 191168 # Total number of bytes read from write queue
system.physmem.bytesWritten 160708736 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 93467720 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 165427876 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 2987 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 75973 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 39020 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 90929 # Per bank write bursts
system.physmem.perBankRdBursts::1 88965 # Per bank write bursts
system.physmem.perBankRdBursts::2 84770 # Per bank write bursts
system.physmem.perBankRdBursts::3 81753 # Per bank write bursts
system.physmem.perBankRdBursts::4 95872 # Per bank write bursts
system.physmem.perBankRdBursts::5 100020 # Per bank write bursts
system.physmem.perBankRdBursts::6 87194 # Per bank write bursts
system.physmem.perBankRdBursts::7 85191 # Per bank write bursts
system.physmem.perBankRdBursts::8 88300 # Per bank write bursts
system.physmem.perBankRdBursts::9 142631 # Per bank write bursts
system.physmem.perBankRdBursts::10 90249 # Per bank write bursts
system.physmem.perBankRdBursts::11 90988 # Per bank write bursts
system.physmem.perBankRdBursts::12 86795 # Per bank write bursts
system.physmem.perBankRdBursts::13 81108 # Per bank write bursts
system.physmem.perBankRdBursts::14 81197 # Per bank write bursts
system.physmem.perBankRdBursts::15 81497 # Per bank write bursts
system.physmem.perBankWrBursts::0 153488 # Per bank write bursts
system.physmem.perBankWrBursts::1 130402 # Per bank write bursts
system.physmem.perBankWrBursts::2 156905 # Per bank write bursts
system.physmem.perBankWrBursts::3 130743 # Per bank write bursts
system.physmem.perBankWrBursts::4 190154 # Per bank write bursts
system.physmem.perBankWrBursts::5 164896 # Per bank write bursts
system.physmem.perBankWrBursts::6 144797 # Per bank write bursts
system.physmem.perBankWrBursts::7 175639 # Per bank write bursts
system.physmem.perBankWrBursts::8 162274 # Per bank write bursts
system.physmem.perBankWrBursts::9 194391 # Per bank write bursts
system.physmem.perBankWrBursts::10 215398 # Per bank write bursts
system.physmem.perBankWrBursts::11 156932 # Per bank write bursts
system.physmem.perBankWrBursts::12 147011 # Per bank write bursts
system.physmem.perBankWrBursts::13 124629 # Per bank write bursts
system.physmem.perBankWrBursts::14 132966 # Per bank write bursts
system.physmem.perBankWrBursts::15 130449 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 9 # Number of times write queue was full causing retry
system.physmem.totGap 51727207457500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 13 # Read request sizes (log2)
system.physmem.readPktSize::4 2 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1460431 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 1 # Write request sizes (log2)
system.physmem.writePktSize::3 2572 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 2584489 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1416507 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 34555 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 2426 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 627 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 762 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 442 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 403 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 309 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 227 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 153 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 141 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 129 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 128 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 118 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 111 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 106 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 96 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 97 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 70 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 48 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 72795 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 99197 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 141412 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 149421 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 158127 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 155282 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 155338 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 158469 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 154756 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 163262 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 150399 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 141869 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 140112 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 143384 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 124899 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 123820 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 121368 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 119840 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 5134 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 4523 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 3842 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 3476 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 3047 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 2850 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 2456 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 2169 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 1779 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 1580 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 1367 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 1142 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 843 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 674 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 466 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 357 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 274 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 216 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 179 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 166 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 143 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 125 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 109 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 83 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 62 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 48 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 34 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 27 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 26 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 17 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 780499 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 325.414218 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 182.439490 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 353.699104 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 309228 39.62% 39.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 174811 22.40% 62.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 65731 8.42% 70.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 36715 4.70% 75.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 26784 3.43% 78.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 18838 2.41% 80.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 14160 1.81% 82.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 15996 2.05% 84.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 118236 15.15% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 780499 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 115810 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 12.584803 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 189.442624 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047 115806 100.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-4095 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::24576-26623 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::28672-30719 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::49152-51199 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 115810 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 115810 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 21.682704 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 20.755419 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 7.614982 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 58231 50.28% 50.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 24453 21.11% 71.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 18350 15.84% 87.24% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 9042 7.81% 95.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 1932 1.67% 96.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 855 0.74% 97.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 730 0.63% 98.09% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 458 0.40% 98.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 355 0.31% 98.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 216 0.19% 98.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 209 0.18% 99.15% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 191 0.16% 99.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 504 0.44% 99.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 74 0.06% 99.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 53 0.05% 99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 51 0.04% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 44 0.04% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87 3 0.00% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91 5 0.00% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95 2 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99 14 0.01% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 6 0.01% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107 5 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111 2 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-115 8 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::116-119 2 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-123 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 9 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::148-151 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::196-199 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 115810 # Writes before turning the bus around for reads
system.physmem.totQLat 16665773749 # Total ticks spent queuing
system.physmem.totMemAccLat 43993129999 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 7287295000 # Total ticks spent in databus transfers
system.physmem.avgQLat 11434.81 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 30184.81 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 1.80 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 3.11 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 1.81 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 3.20 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 26.11 # Average write queue length when enqueuing
system.physmem.readRowHits 1137142 # Number of row buffer hits during reads
system.physmem.writeRowHits 2050889 # Number of row buffer hits during writes
system.physmem.readRowHitRate 78.02 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 81.67 # Row buffer hit rate for writes
system.physmem.avgGap 12780013.64 # Average gap between requests
system.physmem.pageHitRate 80.33 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 49431156944750 # Time in different power states
system.physmem.memoryStateTime::REF 1727285040000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 568765880250 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem.actEnergy::0 2969235360 # Energy for activate commands per rank (pJ)
system.physmem.actEnergy::1 2931337080 # Energy for activate commands per rank (pJ)
system.physmem.preEnergy::0 1620118500 # Energy for precharge commands per rank (pJ)
system.physmem.preEnergy::1 1599439875 # Energy for precharge commands per rank (pJ)
system.physmem.readEnergy::0 5574566400 # Energy for read commands per rank (pJ)
system.physmem.readEnergy::1 5793535800 # Energy for read commands per rank (pJ)
system.physmem.writeEnergy::0 8080715520 # Energy for write commands per rank (pJ)
system.physmem.writeEnergy::1 8191044000 # Energy for write commands per rank (pJ)
system.physmem.refreshEnergy::0 3378569538240 # Energy for refresh commands per rank (pJ)
system.physmem.refreshEnergy::1 3378569538240 # Energy for refresh commands per rank (pJ)
system.physmem.actBackEnergy::0 1383201002250 # Energy for active background per rank (pJ)
system.physmem.actBackEnergy::1 1386870926445 # Energy for active background per rank (pJ)
system.physmem.preBackEnergy::0 29822988580500 # Energy for precharge background per rank (pJ)
system.physmem.preBackEnergy::1 29819769348750 # Energy for precharge background per rank (pJ)
system.physmem.totalEnergy::0 34603003756770 # Total energy per rank (pJ)
system.physmem.totalEnergy::1 34603725170190 # Total energy per rank (pJ)
system.physmem.averagePower::0 668.951744 # Core power per rank (mW)
system.physmem.averagePower::1 668.965690 # Core power per rank (mW)
system.realview.nvmem.bytes_read::cpu.inst 740 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 740 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 704 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 704 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 16 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 16 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 14 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 14 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 14 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 14 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 14 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 14 # Total bandwidth to/from this memory (bytes/s)
system.membus.trans_dist::ReadReq 594629 # Transaction distribution
system.membus.trans_dist::ReadResp 594629 # Transaction distribution
system.membus.trans_dist::WriteReq 33870 # Transaction distribution
system.membus.trans_dist::WriteResp 33870 # Transaction distribution
system.membus.trans_dist::Writeback 896030 # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq 1688459 # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp 1688459 # Transaction distribution
system.membus.trans_dist::UpgradeReq 39025 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution
system.membus.trans_dist::UpgradeResp 39026 # Transaction distribution
system.membus.trans_dist::ReadExReq 901834 # Transaction distribution
system.membus.trans_dist::ReadExResp 901834 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 123190 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 32 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6924 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 7050430 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 7180576 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 228843 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 228843 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 7409419 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 156320 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 740 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13848 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 251644332 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 251815240 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7251264 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 7251264 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 259066504 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 2247 # Total snoops (count)
system.membus.snoop_fanout::samples 4033943 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 4033943 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 4033943 # Request fanout histogram
system.membus.reqLayer0.occupancy 113743500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 23328 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 5505500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 25619760742 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 15669502469 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 186602993 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.realview.ethernet.txBytes 966 # Bytes Transmitted
system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.totBandwidth 149 # Total Bandwidth (bits/s)
system.realview.ethernet.totPackets 3 # Total Packets
system.realview.ethernet.totBytes 966 # Total Bytes
system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
system.realview.ethernet.txBandwidth 149 # Transmit Bandwidth (bits/s)
system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq 40404 # Transaction distribution
system.iobus.trans_dist::ReadResp 40404 # Transaction distribution
system.iobus.trans_dist::WriteReq 136687 # Transaction distribution
system.iobus.trans_dist::WriteResp 136733 # Transaction distribution
system.iobus.trans_dist::WriteInvalidateReq 46 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 48308 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 123190 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 231004 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 231004 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 354274 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 48328 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 156320 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334448 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 7334448 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 7492854 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 36706000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 21947000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 981194482 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 93124000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 179049007 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer4.occupancy 297000 # Layer occupancy (ticks)
system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 259878452 # Number of BP lookups
system.cpu.branchPred.condPredicted 182434681 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 12106293 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 193171007 # Number of BTB lookups
system.cpu.branchPred.BTBHits 136122005 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 70.467099 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 31463060 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 2055318 # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 183357098 # DTB read hits
system.cpu.dtb.read_misses 476791 # DTB read misses
system.cpu.dtb.write_hits 162738381 # DTB write hits
system.cpu.dtb.write_misses 102414 # DTB write misses
system.cpu.dtb.flush_tlb 11 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 47228 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 1111 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 80239 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 828 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 14730 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 23395 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 183833889 # DTB read accesses
system.cpu.dtb.write_accesses 162840795 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 346095479 # DTB hits
system.cpu.dtb.misses 579205 # DTB misses
system.cpu.dtb.accesses 346674684 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 453041166 # ITB inst hits
system.cpu.itb.inst_misses 137089 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 11 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 47228 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 1111 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 57684 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 391598 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 453178255 # ITB inst accesses
system.cpu.itb.hits 453041166 # DTB hits
system.cpu.itb.misses 137089 # DTB misses
system.cpu.itb.accesses 453178255 # DTB accesses
system.cpu.numCycles 2529291390 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 949996153 # Number of instructions committed
system.cpu.committedOps 1116252474 # Number of ops (including micro ops) committed
system.cpu.discardedOps 97459423 # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends 7746 # Number of times Execute suspended instruction fetching
system.cpu.quiesceCycles 100926289028 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.cpi 2.662423 # CPI: cycles per instruction
system.cpu.ipc 0.375598 # IPC: instructions per cycle
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 16606 # number of quiesce instructions executed
system.cpu.tickCycles 1758931949 # Number of cycles that the object actually ticked
system.cpu.idleCycles 770359441 # Total number of cycles that the object has spent stopped
system.cpu.icache.tags.replacements 24421267 # number of replacements
system.cpu.icache.tags.tagsinuse 511.933272 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 428216370 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 24421779 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 17.534201 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 20287456250 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 511.933272 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.999870 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.999870 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 103 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 305 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 104 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 477059947 # Number of tag accesses
system.cpu.icache.tags.data_accesses 477059947 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 428216370 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 428216370 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 428216370 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 428216370 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 428216370 # number of overall hits
system.cpu.icache.overall_hits::total 428216370 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 24421789 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 24421789 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 24421789 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 24421789 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 24421789 # number of overall misses
system.cpu.icache.overall_misses::total 24421789 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 323902842267 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 323902842267 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 323902842267 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 323902842267 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 323902842267 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 323902842267 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 452638159 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 452638159 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 452638159 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 452638159 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 452638159 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 452638159 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.053954 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.053954 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.053954 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.053954 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.053954 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.053954 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13262.863022 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13262.863022 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13262.863022 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13262.863022 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13262.863022 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13262.863022 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 24421789 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 24421789 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 24421789 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 24421789 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 24421789 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 24421789 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 275014410207 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 275014410207 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 275014410207 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 275014410207 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 275014410207 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 275014410207 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 3812415750 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 3812415750 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 3812415750 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 3812415750 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.053954 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.053954 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.053954 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.053954 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.053954 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.053954 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11261.026381 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11261.026381 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11261.026381 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11261.026381 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11261.026381 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11261.026381 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 33751616 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 33743319 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 33870 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 33870 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 7503603 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 1688467 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteInvalidateResp 1581795 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 49741 # Transaction distribution
system.cpu.toL2Bus.trans_dist::SCUpgradeReq 1 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 49742 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 2372919 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 2372919 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 48947837 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 30709223 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 697396 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 2259044 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 82613500 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1566322176 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1215506888 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2302360 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 7713224 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 2791844648 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 568944 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 45280303 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 5.002552 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.050452 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::5 45164753 99.74% 99.74% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::6 115550 0.26% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 45280303 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 31745616637 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 870000 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 36745726780 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 15986739626 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 411079115 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 1295977131 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu.l2cache.tags.replacements 1126830 # number of replacements
system.cpu.l2cache.tags.tagsinuse 64583.745426 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 39448197 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 1188930 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 33.179579 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 13946888021000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 34952.581213 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 365.608431 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 461.071203 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 28804.484579 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.533334 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.005579 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.007035 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.439522 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.985470 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023 475 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 61625 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::1 3 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::2 9 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::3 8 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::4 455 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 24 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 221 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1805 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5403 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54172 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023 0.007248 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.940323 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 361655243 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 361655243 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 952821 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 272081 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst 31479251 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 32704153 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 7503603 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 7503603 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.inst 11325 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 11325 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.inst 1470476 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1470476 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 952821 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 272081 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 32949727 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 34174629 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 952821 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 272081 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 32949727 # number of overall hits
system.cpu.l2cache.overall_hits::total 34174629 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 11332 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 15714 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst 472686 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 499732 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.inst 38413 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 38413 # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.inst 1 # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.inst 902443 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 902443 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 11332 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 15714 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 1375129 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1402175 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 11332 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 15714 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 1375129 # number of overall misses
system.cpu.l2cache.overall_misses::total 1402175 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 888032250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 1212828000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 35148842209 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 37249702459 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.inst 434827365 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 434827365 # number of UpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.inst 23499 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::total 23499 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 65253641861 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 65253641861 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 888032250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 1212828000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 100402484070 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 102503344320 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 888032250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 1212828000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 100402484070 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 102503344320 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 964153 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 287795 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst 31951937 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 33203885 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 7503603 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 7503603 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.inst 49738 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 49738 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.inst 1 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total 1 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.inst 2372919 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2372919 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 964153 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 287795 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 34324856 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 35576804 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 964153 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 287795 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 34324856 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 35576804 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.011753 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.054601 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.014794 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.015050 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.inst 0.772307 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.772307 # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.inst 1 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total 1 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.380309 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.380309 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.011753 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.054601 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.040062 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.039413 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.011753 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.054601 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.040062 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.039413 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 78365.006177 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 77181.366934 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74359.812241 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 74539.358014 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.inst 11319.797074 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11319.797074 # average UpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.inst 23499 # average SCUpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 23499 # average SCUpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 72307.771085 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 72307.771085 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 78365.006177 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 77181.366934 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73013.138455 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 73103.103621 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 78365.006177 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 77181.366934 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73013.138455 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 73103.103621 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 896030 # number of writebacks
system.cpu.l2cache.writebacks::total 896030 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 22 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 22 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 22 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 22 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 22 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 22 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 11332 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 15714 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 472664 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 499710 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.inst 38413 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 38413 # number of UpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.inst 1 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 902443 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 902443 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 11332 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 15714 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1375107 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1402153 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 11332 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 15714 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1375107 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1402153 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 747069250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 1017596000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 29199771041 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 30964436291 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::cpu.inst 31915763266 # number of WriteInvalidateReq MSHR miss cycles
system.cpu.l2cache.WriteInvalidateReq_mshr_miss_latency::total 31915763266 # number of WriteInvalidateReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.inst 384713359 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 384713359 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.inst 10001 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 10001 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 53676834083 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 53676834083 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 747069250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 1017596000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 82876605124 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 84641270374 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 747069250 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 1017596000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 82876605124 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 84641270374 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 8007389750 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 8007389750 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.inst 5176574500 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 5176574500 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 13183964250 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 13183964250 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.011753 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.054601 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.014793 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.015050 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.inst 0.772307 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.772307 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.inst 1 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.380309 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.380309 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.011753 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.054601 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.040062 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.039412 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.011753 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.054601 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.040062 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.039412 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 65925.630957 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 64757.286496 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 61777.015049 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 61964.812173 # average ReadReq mshr miss latency
system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.inst inf # average WriteInvalidateReq mshr miss latency
system.cpu.l2cache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.inst 10015.186499 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10015.186499 # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.inst 10001 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 10001 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 59479.473034 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 59479.473034 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 65925.630957 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 64757.286496 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60269.204596 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 60365.217187 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 65925.630957 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 64757.286496 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60269.204596 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 60365.217187 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 11147587 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.959699 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 329635231 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 11148099 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 29.568739 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 4089991250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.inst 511.959699 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.inst 0.999921 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999921 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 64 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 390 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 57 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1384853655 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1384853655 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.inst 168902945 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 168902945 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.inst 151918527 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 151918527 # number of WriteReq hits
system.cpu.dcache.WriteInvalidateReq_hits::cpu.inst 1581795 # number of WriteInvalidateReq hits
system.cpu.dcache.WriteInvalidateReq_hits::total 1581795 # number of WriteInvalidateReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.inst 4090248 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 4090248 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.inst 4335751 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 4335751 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.inst 320821472 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 320821472 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.inst 320821472 # number of overall hits
system.cpu.dcache.overall_hits::total 320821472 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.inst 8037897 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 8037897 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.inst 4311983 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 4311983 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.inst 247236 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 247236 # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.inst 1 # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total 1 # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.inst 12349880 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 12349880 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.inst 12349880 # number of overall misses
system.cpu.dcache.overall_misses::total 12349880 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.inst 130169188997 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 130169188997 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.inst 162013771213 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 162013771213 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.inst 3579343752 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 3579343752 # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.inst 26501 # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total 26501 # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.inst 292182960210 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 292182960210 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.inst 292182960210 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 292182960210 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.inst 176940842 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 176940842 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.inst 156230510 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 156230510 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteInvalidateReq_accesses::cpu.inst 1581795 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu.dcache.WriteInvalidateReq_accesses::total 1581795 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.inst 4337484 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 4337484 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.inst 4335752 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 4335752 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.inst 333171352 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 333171352 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.inst 333171352 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 333171352 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.045427 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.045427 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.027600 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.027600 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.inst 0.057000 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.057000 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.inst 0.000000 # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total 0.000000 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.inst 0.037068 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.037068 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.inst 0.037068 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.037068 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 16194.433569 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16194.433569 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 37572.915110 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37572.915110 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.inst 14477.437558 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 14477.437558 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.inst 26501 # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 26501 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.inst 23658.769171 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23658.769171 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.inst 23658.769171 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23658.769171 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 1581795 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 7503603 # number of writebacks
system.cpu.dcache.writebacks::total 7503603 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 754441 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 754441 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 1888429 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1888429 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.inst 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.inst 2642870 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2642870 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.inst 2642870 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2642870 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 7283456 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7283456 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 2422384 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2422384 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.inst 247233 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 247233 # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.inst 1 # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total 1 # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.inst 9705840 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 9705840 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.inst 9705840 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9705840 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 104220169248 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 104220169248 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 83386178898 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 83386178898 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::cpu.inst 50958353731 # number of WriteInvalidateReq MSHR miss cycles
system.cpu.dcache.WriteInvalidateReq_mshr_miss_latency::total 50958353731 # number of WriteInvalidateReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.inst 3083220248 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3083220248 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.inst 24499 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 24499 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 187606348146 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 187606348146 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 187606348146 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 187606348146 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.inst 5728567000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 5728567000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.inst 5584485000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 5584485000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.inst 11313052000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 11313052000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.041163 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.041163 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.015505 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.015505 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.inst 0.056999 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.056999 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.inst 0.000000 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000000 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.029132 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.029132 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.029132 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.029132 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 14309.164392 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14309.164392 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 34423.187611 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34423.187611 # average WriteReq mshr miss latency
system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu.inst inf # average WriteInvalidateReq mshr miss latency
system.cpu.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.inst 12470.909013 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12470.909013 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.inst 24499 # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 24499 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 19329.223246 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19329.223246 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 19329.223246 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19329.223246 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.inst inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.inst inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.tags.replacements 115484 # number of replacements
system.iocache.tags.tagsinuse 10.452726 # Cycle average of tags in use
system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 115500 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 13140359698000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ethernet 3.516791 # Average occupied blocks per requestor
system.iocache.tags.occ_blocks::realview.ide 6.935936 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ethernet 0.219799 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::realview.ide 0.433496 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.653295 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 1040243 # Number of tag accesses
system.iocache.tags.data_accesses 1040243 # Number of data accesses
system.iocache.WriteInvalidateReq_hits::realview.ide 106664 # number of WriteInvalidateReq hits
system.iocache.WriteInvalidateReq_hits::total 106664 # number of WriteInvalidateReq hits
system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
system.iocache.ReadReq_misses::realview.ide 8838 # number of ReadReq misses
system.iocache.ReadReq_misses::total 8875 # number of ReadReq misses
system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide 46 # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total 46 # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
system.iocache.demand_misses::realview.ide 8838 # number of demand (read+write) misses
system.iocache.demand_misses::total 8878 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
system.iocache.overall_misses::realview.ide 8838 # number of overall misses
system.iocache.overall_misses::total 8878 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ethernet 5485000 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::realview.ide 1936499108 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 1941984108 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::realview.ethernet 339000 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 339000 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::realview.ethernet 5824000 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::realview.ide 1936499108 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 1942323108 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ethernet 5824000 # number of overall miss cycles
system.iocache.overall_miss_latency::realview.ide 1936499108 # number of overall miss cycles
system.iocache.overall_miss_latency::total 1942323108 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::realview.ide 8838 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 8875 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide 106710 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total 106710 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
system.iocache.demand_accesses::realview.ide 8838 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 8878 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
system.iocache.overall_accesses::realview.ide 8838 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 8878 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide 0.000431 # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total 0.000431 # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ethernet 148243.243243 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::realview.ide 219110.557592 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 218815.110761 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::realview.ethernet 113000 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 113000 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::realview.ethernet 145600 # average overall miss latency
system.iocache.demand_avg_miss_latency::realview.ide 219110.557592 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 218779.354359 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ethernet 145600 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 219110.557592 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 218779.354359 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 53642 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 5490 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 9.770856 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 106664 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::realview.ide 8838 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 8875 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::realview.ide 8838 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 8878 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses
system.iocache.overall_mshr_misses::realview.ide 8838 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 8878 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3561000 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::realview.ide 1476815114 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 1480376114 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 183000 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 183000 # number of WriteReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 6530998375 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total 6530998375 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ethernet 3744000 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 1476815114 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 1480559114 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ethernet 3744000 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 1476815114 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 1480559114 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 96243.243243 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 167098.338312 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 166802.942423 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 61000 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 61000 # average WriteReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide inf # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total inf # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 167098.338312 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 166767.190133 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 167098.338312 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 166767.190133 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|