1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
|
---------- Begin Simulation Statistics ----------
sim_seconds 51.558690 # Number of seconds simulated
sim_ticks 51558689626000 # Number of ticks simulated
final_tick 51558689626000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 210245 # Simulator instruction rate (inst/s)
host_op_rate 247121 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 9737217389 # Simulator tick rate (ticks/s)
host_mem_usage 695392 # Number of bytes of host memory used
host_seconds 5295.01 # Real time elapsed on the host
sim_insts 1113248331 # Number of instructions simulated
sim_ops 1308509399 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.dtb.walker 688064 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 572736 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 6466080 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 114242184 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 427328 # Number of bytes read from this memory
system.physmem.bytes_read::total 122396392 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 6466080 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 6466080 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 142998784 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory
system.physmem.bytes_written::total 143019364 # Number of bytes written to this memory
system.physmem.num_reads::cpu.dtb.walker 10751 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 8949 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 116985 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1785047 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 6677 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1928409 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 2234356 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2236929 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.dtb.walker 13345 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 11108 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 125412 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2215770 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 8288 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2373924 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 125412 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 125412 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 2773515 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 399 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 2773914 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 2773515 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 13345 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 11108 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 125412 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2216169 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 8288 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 5147838 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1928410 # Number of read requests accepted
system.physmem.writeReqs 2236929 # Number of write requests accepted
system.physmem.readBursts 1928410 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 2236929 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 123382976 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 35200 # Total number of bytes read from write queue
system.physmem.bytesWritten 143016896 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 122396456 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 143019364 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 550 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 2266 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 114164 # Per bank write bursts
system.physmem.perBankRdBursts::1 120325 # Per bank write bursts
system.physmem.perBankRdBursts::2 121021 # Per bank write bursts
system.physmem.perBankRdBursts::3 117289 # Per bank write bursts
system.physmem.perBankRdBursts::4 115474 # Per bank write bursts
system.physmem.perBankRdBursts::5 125294 # Per bank write bursts
system.physmem.perBankRdBursts::6 117554 # Per bank write bursts
system.physmem.perBankRdBursts::7 120469 # Per bank write bursts
system.physmem.perBankRdBursts::8 115697 # Per bank write bursts
system.physmem.perBankRdBursts::9 146662 # Per bank write bursts
system.physmem.perBankRdBursts::10 119160 # Per bank write bursts
system.physmem.perBankRdBursts::11 123181 # Per bank write bursts
system.physmem.perBankRdBursts::12 118002 # Per bank write bursts
system.physmem.perBankRdBursts::13 121360 # Per bank write bursts
system.physmem.perBankRdBursts::14 114093 # Per bank write bursts
system.physmem.perBankRdBursts::15 118114 # Per bank write bursts
system.physmem.perBankWrBursts::0 133629 # Per bank write bursts
system.physmem.perBankWrBursts::1 139072 # Per bank write bursts
system.physmem.perBankWrBursts::2 140295 # Per bank write bursts
system.physmem.perBankWrBursts::3 139312 # Per bank write bursts
system.physmem.perBankWrBursts::4 138711 # Per bank write bursts
system.physmem.perBankWrBursts::5 145043 # Per bank write bursts
system.physmem.perBankWrBursts::6 137653 # Per bank write bursts
system.physmem.perBankWrBursts::7 140751 # Per bank write bursts
system.physmem.perBankWrBursts::8 137271 # Per bank write bursts
system.physmem.perBankWrBursts::9 144471 # Per bank write bursts
system.physmem.perBankWrBursts::10 139139 # Per bank write bursts
system.physmem.perBankWrBursts::11 142751 # Per bank write bursts
system.physmem.perBankWrBursts::12 139024 # Per bank write bursts
system.physmem.perBankWrBursts::13 141466 # Per bank write bursts
system.physmem.perBankWrBursts::14 137078 # Per bank write bursts
system.physmem.perBankWrBursts::15 138973 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 512 # Number of times write queue was full causing retry
system.physmem.totGap 51558688241500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 13 # Read request sizes (log2)
system.physmem.readPktSize::4 21272 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1907125 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 1 # Write request sizes (log2)
system.physmem.writePktSize::3 2572 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 2234356 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 1137157 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 697006 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 62243 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 25848 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 659 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 474 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 617 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 529 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 986 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 614 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 333 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 299 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 219 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 172 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 146 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 125 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 121 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 115 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 96 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 87 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 11 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 28528 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 36181 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 84750 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 118181 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 127464 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 131678 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 133520 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 138083 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 140930 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 136900 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 140021 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 142369 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 134210 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 132730 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 134518 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 146577 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 128734 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 131799 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 5920 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 4225 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 3385 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 2939 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2825 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 2565 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 2591 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 2354 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 2282 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 2240 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 2238 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 2279 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 1968 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 1976 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 1926 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 1784 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 2020 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 1898 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 1694 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 1774 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 1771 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 1642 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 1664 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 1959 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 1560 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 1314 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 1520 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 1794 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 1483 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 726 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 1159 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 946985 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 281.313381 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 167.848752 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 307.664857 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 373897 39.48% 39.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 237629 25.09% 64.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 90926 9.60% 74.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 53224 5.62% 79.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 39122 4.13% 83.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 27360 2.89% 86.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 21677 2.29% 89.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 17745 1.87% 90.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 85405 9.02% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 946985 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 117910 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 16.350064 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 51.964300 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-511 117905 100.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::512-1023 2 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-1535 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::10240-10751 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::13824-14335 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 117910 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 117910 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 18.952074 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 17.420057 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 17.842093 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-31 113720 96.45% 96.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-47 1383 1.17% 97.62% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-63 426 0.36% 97.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-79 819 0.69% 98.68% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-95 466 0.40% 99.07% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-111 257 0.22% 99.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-127 350 0.30% 99.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-143 159 0.13% 99.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-159 44 0.04% 99.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-175 53 0.04% 99.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-191 45 0.04% 99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-207 26 0.02% 99.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-223 14 0.01% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-239 12 0.01% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::240-255 23 0.02% 99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-271 25 0.02% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::272-287 22 0.02% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::288-303 13 0.01% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::304-319 4 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::320-335 1 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::336-351 2 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::352-367 3 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::368-383 7 0.01% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::384-399 7 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::400-415 3 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::464-479 1 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::480-495 2 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::496-511 4 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::512-527 2 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::528-543 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::560-575 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::576-591 2 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::624-639 3 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::640-655 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::656-671 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::736-751 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::752-767 3 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::768-783 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::864-879 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::880-895 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 117910 # Writes before turning the bus around for reads
system.physmem.totQLat 71195410655 # Total ticks spent queuing
system.physmem.totMemAccLat 107342766905 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 9639295000 # Total ticks spent in databus transfers
system.physmem.avgQLat 36929.76 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 55679.75 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2.39 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 2.77 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2.37 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.77 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.83 # Average write queue length when enqueuing
system.physmem.readRowHits 1556076 # Number of row buffer hits during reads
system.physmem.writeRowHits 1659436 # Number of row buffer hits during writes
system.physmem.readRowHitRate 80.72 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 74.26 # Row buffer hit rate for writes
system.physmem.avgGap 12378029.31 # Average gap between requests
system.physmem.pageHitRate 77.25 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 3355628640 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 1783558920 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 6794352600 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 5817512520 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 51361776960.000008 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 51335807970 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 3128372160 # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy 100703099850 # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy 75728818080 # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy 12253311191655 # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy 12553360719255 # Total energy per rank (pJ)
system.physmem_0.averagePower 243.477109 # Core power per rank (mW)
system.physmem_0.totalIdleTime 51437874182990 # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE 5229192000 # Time in different power states
system.physmem_0.memoryStateTime::REF 21823720000 # Time in different power states
system.physmem_0.memoryStateTime::SREF 51019823371500 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 197210375905 # Time in different power states
system.physmem_0.memoryStateTime::ACT 93762531010 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 220840435585 # Time in different power states
system.physmem_1.actEnergy 3405851400 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 1810249155 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 6970560660 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 5847303060 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 52613798640.000015 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 52063882650 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 3186128160 # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy 104825729160 # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy 76862967360 # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy 12250174362465 # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy 12557802494490 # Total energy per rank (pJ)
system.physmem_1.averagePower 243.563259 # Core power per rank (mW)
system.physmem_1.totalIdleTime 51436124881809 # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE 5313449750 # Time in different power states
system.physmem_1.memoryStateTime::REF 22355242000 # Time in different power states
system.physmem_1.memoryStateTime::SREF 51006079595250 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 200164062707 # Time in different power states
system.physmem_1.memoryStateTime::ACT 94896006191 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 229881270102 # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.nvmem.bytes_read::cpu.inst 384 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 420 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 384 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 384 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 24 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 7 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 7 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
system.cpu.branchPred.lookups 291746368 # Number of BP lookups
system.cpu.branchPred.condPredicted 199670043 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 13704274 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 209695065 # Number of BTB lookups
system.cpu.branchPred.BTBHits 131330914 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 62.629473 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 37689025 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 403296 # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups 8150983 # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits 6071547 # Number of indirect target hits.
system.cpu.branchPred.indirectMisses 2079436 # Number of indirect misses.
system.cpu.branchPredindirectMispredicted 799941 # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks 1432753 # Table walker walks requested
system.cpu.dtb.walker.walksLong 1432753 # Table walker walks initiated with long descriptors
system.cpu.dtb.walker.walksLongTerminationLevel::Level2 31582 # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksLongTerminationLevel::Level3 277767 # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore 672727 # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples 760026 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean 2835.541153 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev 21869.031891 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-65535 752912 99.06% 99.06% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-131071 4648 0.61% 99.68% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::131072-196607 979 0.13% 99.80% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::196608-262143 465 0.06% 99.87% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::262144-327679 329 0.04% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::327680-393215 37 0.00% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::393216-458751 227 0.03% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::458752-524287 31 0.00% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::524288-589823 15 0.00% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::589824-655359 373 0.05% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::655360-720895 8 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::720896-786431 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::786432-851967 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total 760026 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples 802864 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 26261.811465 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 21447.525498 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 20174.954942 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-65535 783898 97.64% 97.64% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::65536-131071 15255 1.90% 99.54% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-196607 1830 0.23% 99.77% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::196608-262143 1111 0.14% 99.90% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-327679 417 0.05% 99.96% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::327680-393215 138 0.02% 99.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-458751 67 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::458752-524287 44 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::524288-589823 12 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::589824-655359 88 0.01% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-720895 3 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::786432-851967 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total 802864 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples 1071344974520 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean 0.740930 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev 0.520683 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-1 1067157103520 99.61% 99.61% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::2-3 2648963000 0.25% 99.86% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-5 765456500 0.07% 99.93% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::6-7 299226500 0.03% 99.96% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-9 205947000 0.02% 99.97% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::10-11 124770000 0.01% 99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-13 49360500 0.00% 99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::14-15 91134000 0.01% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-17 2962000 0.00% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::18-19 28500 0.00% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::20-21 23000 0.00% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total 1071344974520 # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K 277768 89.79% 89.79% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::2M 31582 10.21% 100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total 309350 # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 1432753 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 1432753 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 309350 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 309350 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 1742103 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 218702786 # DTB read hits
system.cpu.dtb.read_misses 1008685 # DTB read misses
system.cpu.dtb.write_hits 193509885 # DTB write hits
system.cpu.dtb.write_misses 424068 # DTB write misses
system.cpu.dtb.flush_tlb 11 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 63704 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 1209 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 88843 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 110 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 16314 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 85947 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 219711471 # DTB read accesses
system.cpu.dtb.write_accesses 193933953 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 412212671 # DTB hits
system.cpu.dtb.misses 1432753 # DTB misses
system.cpu.dtb.accesses 413645424 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks 178667 # Table walker walks requested
system.cpu.itb.walker.walksLong 178667 # Table walker walks initiated with long descriptors
system.cpu.itb.walker.walksLongTerminationLevel::Level2 1505 # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksLongTerminationLevel::Level3 129431 # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksSquashedBefore 20285 # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples 158382 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean 1812.216666 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev 18363.278107 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-65535 157121 99.20% 99.20% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::65536-131071 1064 0.67% 99.88% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::131072-196607 45 0.03% 99.90% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::196608-262143 30 0.02% 99.92% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::262144-327679 12 0.01% 99.93% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::327680-393215 8 0.01% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::393216-458751 4 0.00% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::458752-524287 1 0.00% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::524288-589823 38 0.02% 99.96% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::589824-655359 58 0.04% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::655360-720895 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total 158382 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples 151221 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 29741.047870 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 23638.717531 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 30785.807578 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-65535 145088 95.94% 95.94% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-131071 5051 3.34% 99.28% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-196607 405 0.27% 99.55% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-262143 372 0.25% 99.80% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-327679 84 0.06% 99.85% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::327680-393215 62 0.04% 99.89% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-458751 13 0.01% 99.90% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::458752-524287 11 0.01% 99.91% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::524288-589823 6 0.00% 99.91% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::589824-655359 89 0.06% 99.97% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::655360-720895 6 0.00% 99.98% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::720896-786431 31 0.02% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::786432-851967 2 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::851968-917503 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total 151221 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples 912431133568 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean 0.946195 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::stdev 0.225953 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0 49158537652 5.39% 5.39% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1 863207621416 94.61% 99.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2 64327000 0.01% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::3 645500 0.00% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::4 2000 0.00% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total 912431133568 # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K 129431 98.85% 98.85% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::2M 1505 1.15% 100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total 130936 # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 178667 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 178667 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 130936 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 130936 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 309603 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 465155459 # ITB inst hits
system.cpu.itb.inst_misses 178667 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 11 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 63704 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 1209 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 62700 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 443616 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 465334126 # ITB inst accesses
system.cpu.itb.hits 465155459 # DTB hits
system.cpu.itb.misses 178667 # DTB misses
system.cpu.itb.accesses 465334126 # DTB accesses
system.cpu.numPwrStateTransitions 34326 # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples 17163 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean 2940291030.619589 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev 58535247231.170448 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows 7840 45.68% 45.68% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10 9287 54.11% 99.79% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+10-1e+11 5 0.03% 99.82% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1e+11-1.5e+11 4 0.02% 99.84% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1.5e+11-2e+11 1 0.01% 99.85% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2e+11-2.5e+11 2 0.01% 99.86% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2.5e+11-3e+11 1 0.01% 99.87% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3e+11-3.5e+11 2 0.01% 99.88% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4.5e+11-5e+11 1 0.01% 99.88% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+11-5.5e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::9.5e+11-1e+12 1 0.01% 99.90% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::overflows 18 0.10% 100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value 1988780762168 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total 17163 # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON 1094474667476 # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 50464214958524 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 2188958665 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 793327228 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1301291266 # Number of instructions fetch has processed
system.cpu.fetch.Branches 291746368 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 175091486 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 1303318637 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 29494258 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 4691335 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 27171 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 11697076 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 1210879 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 1191 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 464693718 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 6899661 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 52634 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 2129020646 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 0.716284 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.134063 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 1402178691 65.86% 65.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 283295913 13.31% 79.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 88951632 4.18% 83.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 354594410 16.66% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 2129020646 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.133281 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.594480 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 614901243 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 887926164 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 542267168 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 73189541 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 10736530 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 41417664 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 4068147 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 1415615504 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 33076716 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 10736530 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 677683388 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 94369025 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 569420569 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 556850066 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 219961068 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1391316215 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 8139294 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 7433415 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 989914 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 1107412 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 140152556 # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents 22881 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 1341380585 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2214711658 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1650667847 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1431319 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1262462841 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 78917741 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 44085987 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 39608884 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 160777326 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 223759172 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 197950271 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 12848262 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 11112686 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1338031616 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 44396038 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1368016868 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 4222413 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 73918251 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 42115616 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 367601 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 2129020646 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 0.642557 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 0.913774 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 1277602195 60.01% 60.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 452152764 21.24% 81.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 292326493 13.73% 94.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 96574735 4.54% 99.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 10335382 0.49% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 29077 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 2129020646 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 73998347 33.81% 33.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 90252 0.04% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 26750 0.01% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc 451 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 33.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 58933248 26.93% 60.80% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 85092406 38.88% 99.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead 64953 0.03% 99.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite 641116 0.29% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 41 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 945166591 69.09% 69.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2943445 0.22% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 129819 0.01% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 9 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 15 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 24 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 69.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc 112220 0.01% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 69.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 223636421 16.35% 85.67% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 195247662 14.27% 99.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead 119006 0.01% 99.95% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite 661615 0.05% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1368016868 # Type of FU issued
system.cpu.iq.rate 0.624962 # Inst issue rate
system.cpu.iq.fu_busy_cnt 218847523 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.159974 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 5085629992 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1455613237 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1345805572 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 2494325 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 915085 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 886623 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1585264941 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 1599409 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 5699315 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 17397321 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 21752 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 184120 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 8002822 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 3610863 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 2045833 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 10736530 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 13380632 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 5317474 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1382714005 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 223759172 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 197950271 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 39068255 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 183844 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4942045 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 184120 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4054774 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 6111734 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 10166508 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1354334153 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 218708027 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 12279784 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 286351 # number of nop insts executed
system.cpu.iew.exec_refs 412227919 # number of memory reference insts executed
system.cpu.iew.exec_branches 257147927 # Number of branches executed
system.cpu.iew.exec_stores 193519892 # Number of stores executed
system.cpu.iew.exec_rate 0.618712 # Inst execution rate
system.cpu.iew.wb_sent 1347736728 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1346692195 # cumulative count of insts written-back
system.cpu.iew.wb_producers 575598964 # num instructions producing a value
system.cpu.iew.wb_consumers 947631330 # num instructions consuming a value
system.cpu.iew.wb_rate 0.615220 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.607408 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 63004798 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 44028437 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 9693675 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 2114795220 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.618740 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.263829 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 1434472892 67.83% 67.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 397205670 18.78% 86.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 150685224 7.13% 93.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 44578118 2.11% 95.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 36046556 1.70% 97.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 18010679 0.85% 98.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 11270632 0.53% 98.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 5868076 0.28% 99.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 16657373 0.79% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 2114795220 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1113248331 # Number of instructions committed
system.cpu.commit.committedOps 1308509399 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 396309299 # Number of memory references committed
system.cpu.commit.loads 206361850 # Number of loads committed
system.cpu.commit.membars 9184659 # Number of memory barriers committed
system.cpu.commit.branches 248844974 # Number of branches committed
system.cpu.commit.fp_insts 874713 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1195788175 # Number of committed integer instructions.
system.cpu.commit.function_calls 31054705 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 909436322 69.50% 69.50% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 2554044 0.20% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 103998 0.01% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 8 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 13 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 21 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 69.70% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc 105694 0.01% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 206248879 15.76% 85.48% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 189291443 14.47% 99.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead 112971 0.01% 99.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite 656006 0.05% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 1308509399 # Class of committed instruction
system.cpu.commit.bw_lim_events 16657373 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 3460150362 # The number of ROB reads
system.cpu.rob.rob_writes 2757143126 # The number of ROB writes
system.cpu.timesIdled 9093879 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 59938019 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 100928420629 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 1113248331 # Number of Instructions Simulated
system.cpu.committedOps 1308509399 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.966281 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.966281 # CPI: Total CPI of All Threads
system.cpu.ipc 0.508574 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.508574 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1608691208 # number of integer regfile reads
system.cpu.int_regfile_writes 947917634 # number of integer regfile writes
system.cpu.fp_regfile_reads 1422673 # number of floating regfile reads
system.cpu.fp_regfile_writes 763952 # number of floating regfile writes
system.cpu.cc_regfile_reads 314581614 # number of cc regfile reads
system.cpu.cc_regfile_writes 315450766 # number of cc regfile writes
system.cpu.misc_regfile_reads 3476012517 # number of misc regfile reads
system.cpu.misc_regfile_writes 44950556 # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 13775006 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.982219 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 363107662 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 13775518 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 26.358912 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 1801582500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.982219 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999965 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999965 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 87 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 385 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 40 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1608531103 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1608531103 # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data 187963659 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 187963659 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 164128124 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 164128124 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 464529 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 464529 # number of SoftPFReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data 334911 # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total 334911 # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 4841304 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 4841304 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 5331661 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 5331661 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 352426694 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 352426694 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 352891223 # number of overall hits
system.cpu.dcache.overall_hits::total 352891223 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 12866276 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 12866276 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 18869425 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 18869425 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 2066021 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 2066021 # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data 1270837 # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total 1270837 # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 552138 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 552138 # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data 8 # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total 8 # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data 33006538 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 33006538 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 35072559 # number of overall misses
system.cpu.dcache.overall_misses::total 35072559 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 225016613000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 225016613000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1113555465610 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1113555465610 # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 30066239407 # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 30066239407 # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 9389478000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 9389478000 # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 268500 # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total 268500 # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1368638318017 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1368638318017 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1368638318017 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1368638318017 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 200829935 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 200829935 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 182997549 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 182997549 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 2530550 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 2530550 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data 1605748 # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total 1605748 # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5393442 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 5393442 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 5331669 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 5331669 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 385433232 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 385433232 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 387963782 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 387963782 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.064066 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.064066 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.103113 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.103113 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.816432 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.816432 # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.791430 # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total 0.791430 # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.102372 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.102372 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000002 # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total 0.000002 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.085635 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.085635 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.090402 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.090402 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17488.868807 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17488.868807 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59013.746609 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59013.746609 # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 23658.611928 # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 23658.611928 # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 17005.672495 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 17005.672495 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 33562.500000 # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 33562.500000 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41465.673195 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41465.673195 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39023.052695 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39023.052695 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 29226576 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2109542 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 13.854465 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks 10412623 # number of writebacks
system.cpu.dcache.writebacks::total 10412623 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 5753869 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 5753869 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 15770096 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 15770096 # number of WriteReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 6914 # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total 6914 # number of WriteLineReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 268040 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 268040 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 21530879 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 21530879 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 21530879 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 21530879 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 7112407 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 7112407 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3099329 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 3099329 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 2059217 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 2059217 # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1263923 # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total 1263923 # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 284098 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 284098 # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 8 # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total 8 # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 11475659 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 11475659 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 13534876 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 13534876 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33692 # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total 33692 # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33703 # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total 33703 # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67395 # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total 67395 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 119879387000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 119879387000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 164321917838 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 164321917838 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 34890815500 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 34890815500 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 28496186907 # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 28496186907 # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 4243086000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 4243086000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 260500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 260500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 312697491745 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 312697491745 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 347588307245 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 347588307245 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 6225622500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 6225622500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 6225622500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 6225622500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.035415 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.035415 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.016936 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.016936 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.813743 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.813743 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.787124 # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.787124 # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.052675 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.052675 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000002 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000002 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.029773 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.029773 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.034887 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.034887 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 16854.967242 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16854.967242 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 53018.546220 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53018.546220 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 16943.729340 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 16943.729340 # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 22545.825107 # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 22545.825107 # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 14935.289935 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14935.289935 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 32562.500000 # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 32562.500000 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 27248.761204 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 27248.761204 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 25680.937693 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25680.937693 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 184780.437493 # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184780.437493 # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92375.139105 # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92375.139105 # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements 16945634 # number of replacements
system.cpu.icache.tags.tagsinuse 511.953469 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 446936468 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 16946146 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 26.373930 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 13767479500 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 511.953469 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.999909 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.999909 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 107 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 328 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 77 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 481618789 # Number of tag accesses
system.cpu.icache.tags.data_accesses 481618789 # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst 446936468 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 446936468 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 446936468 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 446936468 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 446936468 # number of overall hits
system.cpu.icache.overall_hits::total 446936468 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 17735952 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 17735952 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 17735952 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 17735952 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 17735952 # number of overall misses
system.cpu.icache.overall_misses::total 17735952 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 237635395867 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 237635395867 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 237635395867 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 237635395867 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 237635395867 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 237635395867 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 464672420 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 464672420 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 464672420 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 464672420 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 464672420 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 464672420 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.038169 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.038169 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.038169 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.038169 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.038169 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.038169 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13398.513701 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13398.513701 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13398.513701 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13398.513701 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13398.513701 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13398.513701 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 21075 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 1467 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 14.366053 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks 16945634 # number of writebacks
system.cpu.icache.writebacks::total 16945634 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 789581 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 789581 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 789581 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 789581 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 789581 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 789581 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16946371 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 16946371 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 16946371 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 16946371 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 16946371 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 16946371 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 21294 # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total 21294 # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 21294 # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total 21294 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 213535123378 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 213535123378 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 213535123378 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 213535123378 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 213535123378 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 213535123378 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 1752662500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 1752662500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 1752662500 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 1752662500 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.036470 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.036470 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.036470 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.036470 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.036470 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.036470 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12600.640183 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12600.640183 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12600.640183 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12600.640183 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12600.640183 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12600.640183 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 82307.809712 # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 82307.809712 # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 82307.809712 # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 82307.809712 # average overall mshr uncacheable latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements 2400192 # number of replacements
system.cpu.l2cache.tags.tagsinuse 65402.662910 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 59310777 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 2462586 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 24.084754 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 2677803000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 9273.019739 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 380.440424 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 420.878818 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 6709.693607 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 48618.630322 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.141495 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.005805 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.006422 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.102382 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.741861 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.997965 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023 239 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 62155 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::4 239 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 40 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 336 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 998 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5581 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55200 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023 0.003647 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.948410 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 508162919 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 508162919 # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 1310607 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 311860 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1622467 # number of ReadReq hits
system.cpu.l2cache.WritebackDirty_hits::writebacks 10412623 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 10412623 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 16942916 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 16942916 # number of WritebackClean hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 39365 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 39365 # number of UpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 5 # number of SCUpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::total 5 # number of SCUpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1729760 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1729760 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 16850415 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 16850415 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 8995594 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 8995594 # number of ReadSharedReq hits
system.cpu.l2cache.InvalidateReq_hits::cpu.data 670573 # number of InvalidateReq hits
system.cpu.l2cache.InvalidateReq_hits::total 670573 # number of InvalidateReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 1310607 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 311860 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 16850415 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 10725354 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 29198236 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 1310607 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 311860 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 16850415 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 10725354 # number of overall hits
system.cpu.l2cache.overall_hits::total 29198236 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 10751 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 8953 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 19704 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 4081 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 4081 # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 1342610 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 1342610 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 95730 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 95730 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 443644 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 443644 # number of ReadSharedReq misses
system.cpu.l2cache.InvalidateReq_misses::cpu.data 593350 # number of InvalidateReq misses
system.cpu.l2cache.InvalidateReq_misses::total 593350 # number of InvalidateReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 10751 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 8953 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 95730 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1786254 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1901688 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 10751 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 8953 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 95730 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1786254 # number of overall misses
system.cpu.l2cache.overall_misses::total 1901688 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 1481609000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 989051000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 2470660000 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 73641000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 73641000 # number of UpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 162500 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::total 162500 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 140820985000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 140820985000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 10474446000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 10474446000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 49360603500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 49360603500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 1481609000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 989051000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 10474446000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 190181588500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 203126694500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 1481609000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 989051000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 10474446000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 190181588500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 203126694500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 1321358 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 320813 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1642171 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::writebacks 10412623 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 10412623 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 16942916 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 16942916 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 43446 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 43446 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 8 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total 8 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 3072370 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 3072370 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 16946145 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 16946145 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 9439238 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 9439238 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1263923 # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::total 1263923 # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 1321358 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 320813 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 16946145 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 12511608 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 31099924 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 1321358 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 320813 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 16946145 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 12511608 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 31099924 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.008136 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.027907 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.011999 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.093933 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.093933 # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.375000 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.375000 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.436995 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.436995 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005649 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005649 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.047000 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.047000 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.469451 # miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::total 0.469451 # miss rate for InvalidateReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.008136 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.027907 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005649 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.142768 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.061148 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.008136 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.027907 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005649 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.142768 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.061148 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 137811.273370 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 110471.462080 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 125388.753553 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 18044.841951 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 18044.841951 # average UpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 54166.666667 # average SCUpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 54166.666667 # average SCUpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 104885.994444 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 104885.994444 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 109416.546537 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 109416.546537 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 111261.740269 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 111261.740269 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 137811.273370 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 110471.462080 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 109416.546537 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 106469.510215 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 106813.890870 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 137811.273370 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 110471.462080 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 109416.546537 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 106469.510215 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 106813.890870 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::writebacks 2127726 # number of writebacks
system.cpu.l2cache.writebacks::total 2127726 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.itb.walker 4 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 4 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 21 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total 21 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.itb.walker 4 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 25 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.itb.walker 4 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 25 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 10751 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 8949 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 19700 # number of ReadReq MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 2 # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total 2 # number of CleanEvict MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4081 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 4081 # number of UpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 1342610 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 1342610 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 95730 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 95730 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 443623 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 443623 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 593350 # number of InvalidateReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::total 593350 # number of InvalidateReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 10751 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 8949 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 95730 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1786233 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1901663 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 10751 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 8949 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 95730 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1786233 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1901663 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 21294 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33692 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::total 54986 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 33703 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total 33703 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 21294 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67395 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total 88689 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1374099000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 899358000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2273457000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 77835000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 77835000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 163000 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 163000 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 127394865041 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 127394865041 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 9517134048 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 9517134048 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 44922827064 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 44922827064 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 12274426752 # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 12274426752 # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 1374099000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 899358000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 9517134048 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 172317692105 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 184108283153 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 1374099000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 899358000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 9517134048 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 172317692105 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 184108283153 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 1486487500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5804330500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 7290818000 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 1486487500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 5804330500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 7290818000 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.008136 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.027895 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.011996 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.093933 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.093933 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.375000 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.375000 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.436995 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.436995 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005649 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005649 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.046998 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.046998 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.469451 # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.469451 # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.008136 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.027895 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005649 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.142766 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.061147 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.008136 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.027895 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005649 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.142766 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.061147 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 127811.273370 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 100498.156219 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 115403.908629 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 19072.531242 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19072.531242 # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 54333.333333 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 54333.333333 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 94885.979578 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 94885.979578 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 99416.421686 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 99416.421686 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 101263.521197 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 101263.521197 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 20686.655013 # average InvalidateReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 20686.655013 # average InvalidateReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 127811.273370 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 100498.156219 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 99416.421686 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 96469.885007 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 96814.358355 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 127811.273370 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 100498.156219 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 99416.421686 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 96469.885007 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 96814.358355 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 69807.809712 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 172276.222842 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 132594.078493 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 69807.809712 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 86124.052229 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 82206.564512 # average overall mshr uncacheable latency
system.cpu.toL2Bus.snoop_filter.tot_requests 62406736 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 31684635 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 4771 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 2157 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 2157 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadReq 2262463 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 28648866 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 33703 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 33703 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 12540349 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 16945634 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 3634849 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 43449 # Transaction distribution
system.cpu.toL2Bus.trans_dist::SCUpgradeReq 8 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 43457 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 3072370 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 3072370 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 16946371 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 9441630 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateReq 1296845 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateResp 1263929 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 50880736 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 41548571 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 789343 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 3060305 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 96278955 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2169414432 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1467392114 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2566504 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 10570864 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 3649943914 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 3001846 # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic 140762320 # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples 35497041 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.026133 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.159532 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 34569387 97.39% 97.39% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 927654 2.61% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 35497041 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 59266206483 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 1503389 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 25451406259 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 19476952327 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 468902194 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 1739672503 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq 40306 # Transaction distribution
system.iobus.trans_dist::ReadResp 40306 # Transaction distribution
system.iobus.trans_dist::WriteReq 136571 # Transaction distribution
system.iobus.trans_dist::WriteResp 136571 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47822 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 122704 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230970 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 230970 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 353754 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47842 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 155834 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334312 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 7334312 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 7492232 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 41898000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 340000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 14500 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 25176500 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 36502500 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 568938305 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 92800000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 147730000 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks)
system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements 115466 # number of replacements
system.iocache.tags.tagsinuse 10.450358 # Cycle average of tags in use
system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 115482 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 13091904723000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ethernet 3.528286 # Average occupied blocks per requestor
system.iocache.tags.occ_blocks::realview.ide 6.922072 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ethernet 0.220518 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::realview.ide 0.432629 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.653147 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 1039722 # Number of tag accesses
system.iocache.tags.data_accesses 1039722 # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
system.iocache.ReadReq_misses::realview.ide 8821 # number of ReadReq misses
system.iocache.ReadReq_misses::total 8858 # number of ReadReq misses
system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
system.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses
system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
system.iocache.demand_misses::realview.ide 115485 # number of demand (read+write) misses
system.iocache.demand_misses::total 115525 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
system.iocache.overall_misses::realview.ide 115485 # number of overall misses
system.iocache.overall_misses::total 115525 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ethernet 5085500 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::realview.ide 1915316073 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 1920401573 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide 13385817732 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 13385817732 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ethernet 5436500 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::realview.ide 15301133805 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 15306570305 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ethernet 5436500 # number of overall miss cycles
system.iocache.overall_miss_latency::realview.ide 15301133805 # number of overall miss cycles
system.iocache.overall_miss_latency::total 15306570305 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::realview.ide 8821 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 8858 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
system.iocache.demand_accesses::realview.ide 115485 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 115525 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
system.iocache.overall_accesses::realview.ide 115485 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 115525 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137445.945946 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::realview.ide 217131.399274 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 216798.551930 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 125495.178617 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 125495.178617 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ethernet 135912.500000 # average overall miss latency
system.iocache.demand_avg_miss_latency::realview.ide 132494.556046 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 132495.739494 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ethernet 135912.500000 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 132494.556046 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 132495.739494 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 46527 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 3437 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 13.537096 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.writebacks::writebacks 106630 # number of writebacks
system.iocache.writebacks::total 106630 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::realview.ide 8821 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 8858 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::realview.ide 115485 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 115525 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses
system.iocache.overall_mshr_misses::realview.ide 115485 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 115525 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3235500 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::realview.ide 1474266073 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 1477501573 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8047307820 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 8047307820 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ethernet 3436500 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 9521573893 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 9525010393 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ethernet 3436500 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 9521573893 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 9525010393 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87445.945946 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 167131.399274 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 166798.551930 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75445.396947 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75445.396947 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85912.500000 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 82448.576811 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 82449.776178 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85912.500000 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 82448.576811 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 82449.776178 # average overall mshr miss latency
system.membus.snoop_filter.tot_requests 5129530 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 2552281 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 3338 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq 54986 # Transaction distribution
system.membus.trans_dist::ReadResp 622896 # Transaction distribution
system.membus.trans_dist::WriteReq 33703 # Transaction distribution
system.membus.trans_dist::WriteResp 33703 # Transaction distribution
system.membus.trans_dist::WritebackDirty 2234356 # Transaction distribution
system.membus.trans_dist::CleanEvict 280040 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4640 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 3 # Transaction distribution
system.membus.trans_dist::UpgradeResp 8 # Transaction distribution
system.membus.trans_dist::ReadExReq 1342054 # Transaction distribution
system.membus.trans_dist::ReadExResp 1342054 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 567911 # Transaction distribution
system.membus.trans_dist::InvalidateReq 700014 # Transaction distribution
system.membus.trans_dist::InvalidateResp 32639 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122704 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6900 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 6846190 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 6975852 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 237668 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 237668 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 7213520 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155834 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 420 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13800 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 258164108 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 258334162 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7251648 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 7251648 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 265585810 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 35487 # Total snoops (count)
system.membus.snoopTraffic 181760 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 2703311 # Request fanout histogram
system.membus.snoop_fanout::mean 0.013318 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.114632 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 2667309 98.67% 98.67% # Request fanout histogram
system.membus.snoop_fanout::1 36002 1.33% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 2703311 # Request fanout histogram
system.membus.reqLayer0.occupancy 104009500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 32500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 5608500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 14476553313 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 10180600996 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 79038203 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks
system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks
system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks
system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks
system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks
system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.ethernet.txBytes 966 # Bytes Transmitted
system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.totBandwidth 150 # Total Bandwidth (bits/s)
system.realview.ethernet.totPackets 3 # Total Packets
system.realview.ethernet.totBytes 966 # Total Bytes
system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
system.realview.ethernet.txBandwidth 150 # Transmit Bandwidth (bits/s)
system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks
system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks
system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks
system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 51558689626000 # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 17163 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|