1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
|
---------- Begin Simulation Statistics ----------
sim_seconds 51.277959 # Number of seconds simulated
sim_ticks 51277959410000 # Number of ticks simulated
final_tick 51277959410000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 210382 # Simulator instruction rate (inst/s)
host_op_rate 250295 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 13357159040 # Simulator tick rate (ticks/s)
host_mem_usage 689664 # Number of bytes of host memory used
host_seconds 3838.99 # Real time elapsed on the host
sim_insts 807652759 # Number of instructions simulated
sim_ops 960879271 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.physmem.bytes_read::cpu.dtb.walker 253184 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 234496 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 5589856 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 47714440 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 412800 # Number of bytes read from this memory
system.physmem.bytes_read::total 54204776 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 5589856 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 5589856 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 74605824 # Number of bytes written to this memory
system.physmem.bytes_written::cpu.data 20580 # Number of bytes written to this memory
system.physmem.bytes_written::total 74626404 # Number of bytes written to this memory
system.physmem.num_reads::cpu.dtb.walker 3956 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 3664 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 88894 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 745551 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 6450 # Number of read requests responded to by this memory
system.physmem.num_reads::total 848515 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1165716 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu.data 2573 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1168289 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.dtb.walker 4937 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 4573 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 109011 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 930506 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 8050 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 1057077 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 109011 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 109011 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1454930 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 401 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1455331 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1454930 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 4937 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 4573 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 109011 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 930907 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 8050 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 2512408 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 848516 # Number of read requests accepted
system.physmem.writeReqs 1168289 # Number of write requests accepted
system.physmem.readBursts 848516 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1168289 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 54258624 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 46336 # Total number of bytes read from write queue
system.physmem.bytesWritten 74623296 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 54204840 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 74626404 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 724 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 2278 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 50870 # Per bank write bursts
system.physmem.perBankRdBursts::1 59107 # Per bank write bursts
system.physmem.perBankRdBursts::2 53673 # Per bank write bursts
system.physmem.perBankRdBursts::3 52283 # Per bank write bursts
system.physmem.perBankRdBursts::4 52009 # Per bank write bursts
system.physmem.perBankRdBursts::5 59846 # Per bank write bursts
system.physmem.perBankRdBursts::6 50421 # Per bank write bursts
system.physmem.perBankRdBursts::7 52784 # Per bank write bursts
system.physmem.perBankRdBursts::8 49319 # Per bank write bursts
system.physmem.perBankRdBursts::9 57871 # Per bank write bursts
system.physmem.perBankRdBursts::10 53663 # Per bank write bursts
system.physmem.perBankRdBursts::11 59850 # Per bank write bursts
system.physmem.perBankRdBursts::12 49313 # Per bank write bursts
system.physmem.perBankRdBursts::13 51526 # Per bank write bursts
system.physmem.perBankRdBursts::14 46865 # Per bank write bursts
system.physmem.perBankRdBursts::15 48391 # Per bank write bursts
system.physmem.perBankWrBursts::0 70028 # Per bank write bursts
system.physmem.perBankWrBursts::1 76221 # Per bank write bursts
system.physmem.perBankWrBursts::2 72051 # Per bank write bursts
system.physmem.perBankWrBursts::3 73117 # Per bank write bursts
system.physmem.perBankWrBursts::4 72572 # Per bank write bursts
system.physmem.perBankWrBursts::5 78772 # Per bank write bursts
system.physmem.perBankWrBursts::6 71408 # Per bank write bursts
system.physmem.perBankWrBursts::7 73272 # Per bank write bursts
system.physmem.perBankWrBursts::8 71515 # Per bank write bursts
system.physmem.perBankWrBursts::9 77080 # Per bank write bursts
system.physmem.perBankWrBursts::10 72838 # Per bank write bursts
system.physmem.perBankWrBursts::11 77780 # Per bank write bursts
system.physmem.perBankWrBursts::12 69170 # Per bank write bursts
system.physmem.perBankWrBursts::13 71642 # Per bank write bursts
system.physmem.perBankWrBursts::14 68698 # Per bank write bursts
system.physmem.perBankWrBursts::15 69825 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 522 # Number of times write queue was full causing retry
system.physmem.totGap 51277958025500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 13 # Read request sizes (log2)
system.physmem.readPktSize::4 2072 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 846431 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 1 # Write request sizes (log2)
system.physmem.writePktSize::3 2572 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1165716 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 541295 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 247060 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 38783 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 15383 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 573 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 464 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 597 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 524 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 939 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 638 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 319 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 277 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 193 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 154 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 122 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 112 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 103 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 95 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 81 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 69 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 18590 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 25743 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 45741 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 55757 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 63122 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 66457 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 68011 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 72400 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 75195 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 71101 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 74150 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 75214 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 67195 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 65816 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 65315 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 67462 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 61130 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 60486 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 5440 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 4298 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 3581 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 2994 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2748 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 2603 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 2553 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 2355 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 2335 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 2239 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 2251 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 2250 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 1876 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 1953 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 1922 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 1642 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 1940 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 1886 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 1643 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 1747 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 1870 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 1729 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 1705 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 1986 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 1571 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 1442 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 1488 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 1772 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 1419 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 718 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 1155 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 505782 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 254.816375 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 152.511846 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 294.316020 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 218537 43.21% 43.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 130980 25.90% 69.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 46546 9.20% 78.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 24886 4.92% 83.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 16948 3.35% 86.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 10705 2.12% 88.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 8138 1.61% 90.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 6857 1.36% 91.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 42185 8.34% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 505782 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 52835 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 16.045538 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 23.735472 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-255 52822 99.98% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::256-511 8 0.02% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::768-1023 3 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-1279 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::4352-4607 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 52835 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 52835 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 22.068496 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.791739 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 25.919021 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-31 48708 92.19% 92.19% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-47 1351 2.56% 94.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-63 388 0.73% 95.48% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-79 806 1.53% 97.01% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-95 454 0.86% 97.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-111 263 0.50% 98.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-127 370 0.70% 99.06% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-143 158 0.30% 99.36% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-159 43 0.08% 99.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-175 52 0.10% 99.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-191 56 0.11% 99.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-207 28 0.05% 99.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-223 16 0.03% 99.73% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-239 21 0.04% 99.77% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::240-255 12 0.02% 99.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-271 27 0.05% 99.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::272-287 19 0.04% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::288-303 15 0.03% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::304-319 3 0.01% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::320-335 5 0.01% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::336-351 1 0.00% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::352-367 4 0.01% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::368-383 8 0.02% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::384-399 3 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::416-431 1 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::448-463 1 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::480-495 2 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::496-511 1 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::512-527 2 0.00% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::528-543 2 0.00% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::544-559 1 0.00% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::592-607 1 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::608-623 2 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::624-639 1 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::640-655 4 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::656-671 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::704-719 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::736-751 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::880-895 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::912-927 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::992-1007 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 52835 # Writes before turning the bus around for reads
system.physmem.totQLat 32888008041 # Total ticks spent queuing
system.physmem.totMemAccLat 48784089291 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 4238955000 # Total ticks spent in databus transfers
system.physmem.avgQLat 38792.54 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 4999.99 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 57542.52 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 1.06 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 1.46 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 1.06 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 1.46 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.02 # Data bus utilization in percentage
system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
system.physmem.avgWrQLen 26.62 # Average write queue length when enqueuing
system.physmem.readRowHits 648292 # Number of row buffer hits during reads
system.physmem.writeRowHits 859704 # Number of row buffer hits during writes
system.physmem.readRowHitRate 76.47 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 73.73 # Row buffer hit rate for writes
system.physmem.avgGap 25425342.57 # Average gap between requests
system.physmem.pageHitRate 74.88 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 1849802640 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 983185830 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 3077290020 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 3066442020 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 32858039760.000008 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 30159163980 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 1958344800 # Energy for precharge background per rank (pJ)
system.physmem_0.actPowerDownEnergy 66073114650 # Energy for active power-down per rank (pJ)
system.physmem_0.prePowerDownEnergy 46519620000 # Energy for precharge power-down per rank (pJ)
system.physmem_0.selfRefreshEnergy 12231781860420 # Energy for self refresh per rank (pJ)
system.physmem_0.totalEnergy 12418342348350 # Total energy per rank (pJ)
system.physmem_0.averagePower 242.176999 # Core power per rank (mW)
system.physmem_0.totalIdleTime 51206686329778 # Total Idle time Per DRAM Rank
system.physmem_0.memoryStateTime::IDLE 3544531992 # Time in different power states
system.physmem_0.memoryStateTime::REF 13966174000 # Time in different power states
system.physmem_0.memoryStateTime::SREF 50940644588000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 121144747142 # Time in different power states
system.physmem_0.memoryStateTime::ACT 53762327980 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 144897040886 # Time in different power states
system.physmem_1.actEnergy 1761495120 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 936256860 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 2975937720 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 3020020560 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 32012909760.000008 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 29684228010 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 1902447840 # Energy for precharge background per rank (pJ)
system.physmem_1.actPowerDownEnergy 63461801580 # Energy for active power-down per rank (pJ)
system.physmem_1.prePowerDownEnergy 45299969760 # Energy for precharge power-down per rank (pJ)
system.physmem_1.selfRefreshEnergy 12234156504570 # Energy for self refresh per rank (pJ)
system.physmem_1.totalEnergy 12415225828860 # Total energy per rank (pJ)
system.physmem_1.averagePower 242.116222 # Core power per rank (mW)
system.physmem_1.totalIdleTime 51207876412176 # Total Idle time Per DRAM Rank
system.physmem_1.memoryStateTime::IDLE 3424177242 # Time in different power states
system.physmem_1.memoryStateTime::REF 13608086000 # Time in different power states
system.physmem_1.memoryStateTime::SREF 50950737151500 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 117968786503 # Time in different power states
system.physmem_1.memoryStateTime::ACT 53050734582 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 139170474173 # Time in different power states
system.realview.nvmem.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.nvmem.bytes_read::cpu.inst 384 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu.data 36 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 420 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu.inst 384 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 384 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu.inst 24 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu.data 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu.inst 7 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu.data 1 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 8 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu.inst 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 7 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.inst 7 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu.data 1 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 8 # Total bandwidth to/from this memory (bytes/s)
system.realview.vram.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
system.cpu.branchPred.lookups 214792288 # Number of BP lookups
system.cpu.branchPred.condPredicted 137846282 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 12464803 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 146135265 # Number of BTB lookups
system.cpu.branchPred.BTBHits 84448125 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 57.787643 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 31594768 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 349324 # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups 6874034 # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits 4883721 # Number of indirect target hits.
system.cpu.branchPred.indirectMisses 1990313 # Number of indirect misses.
system.cpu.branchPredindirectMispredicted 771971 # Number of mispredicted indirect branches.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks 970467 # Table walker walks requested
system.cpu.dtb.walker.walksLong 970467 # Table walker walks initiated with long descriptors
system.cpu.dtb.walker.walksLongTerminationLevel::Level2 18061 # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksLongTerminationLevel::Level3 162102 # Level at which table walker walks with long descriptors terminate
system.cpu.dtb.walker.walksSquashedBefore 433748 # Table walks squashed before starting
system.cpu.dtb.walker.walkWaitTime::samples 536719 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::mean 2148.778970 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::stdev 14488.438649 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::0-65535 533045 99.32% 99.32% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::65536-131071 2702 0.50% 99.82% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::131072-196607 468 0.09% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::196608-262143 229 0.04% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::262144-327679 124 0.02% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::327680-393215 18 0.00% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::393216-458751 94 0.02% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::458752-524287 8 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::524288-589823 9 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::589824-655359 22 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkWaitTime::total 536719 # Table walker wait (enqueue to first request) latency
system.cpu.dtb.walker.walkCompletionTime::samples 489559 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::mean 21856.142978 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::gmean 16984.908569 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::stdev 19510.602702 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::0-65535 478829 97.81% 97.81% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::65536-131071 9216 1.88% 99.69% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::131072-196607 680 0.14% 99.83% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::196608-262143 491 0.10% 99.93% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::262144-327679 167 0.03% 99.96% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::327680-393215 30 0.01% 99.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::393216-458751 18 0.00% 99.97% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::458752-524287 13 0.00% 99.98% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::524288-589823 15 0.00% 99.98% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::589824-655359 87 0.02% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::655360-720895 13 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walkCompletionTime::total 489559 # Table walker service (enqueue to completion) latency
system.cpu.dtb.walker.walksPending::samples 687539152416 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::mean 0.766147 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::stdev 0.508794 # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::0-1 685391448916 99.69% 99.69% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::2-3 1144327500 0.17% 99.85% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::4-5 477284500 0.07% 99.92% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::6-7 191925000 0.03% 99.95% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::8-9 139963500 0.02% 99.97% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::10-11 102241500 0.01% 99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::12-13 33074500 0.00% 99.99% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::14-15 56365000 0.01% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::16-17 2522000 0.00% 100.00% # Table walker pending requests distribution
system.cpu.dtb.walker.walksPending::total 687539152416 # Table walker pending requests distribution
system.cpu.dtb.walker.walkPageSizes::4K 162103 89.98% 89.98% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::2M 18061 10.02% 100.00% # Table walker page sizes translated
system.cpu.dtb.walker.walkPageSizes::total 180164 # Table walker page sizes translated
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 970467 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 970467 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 180164 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 180164 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 1150631 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 174485449 # DTB read hits
system.cpu.dtb.read_misses 696020 # DTB read misses
system.cpu.dtb.write_hits 152010399 # DTB write hits
system.cpu.dtb.write_misses 274447 # DTB write misses
system.cpu.dtb.flush_tlb 10 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 41510 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 1047 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 74778 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 103 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 10363 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 69607 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 175181469 # DTB read accesses
system.cpu.dtb.write_accesses 152284846 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 326495848 # DTB hits
system.cpu.dtb.misses 970467 # DTB misses
system.cpu.dtb.accesses 327466315 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks 166329 # Table walker walks requested
system.cpu.itb.walker.walksLong 166329 # Table walker walks initiated with long descriptors
system.cpu.itb.walker.walksLongTerminationLevel::Level2 1543 # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksLongTerminationLevel::Level3 121824 # Level at which table walker walks with long descriptors terminate
system.cpu.itb.walker.walksSquashedBefore 18039 # Table walks squashed before starting
system.cpu.itb.walker.walkWaitTime::samples 148290 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::mean 1030.507789 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::stdev 10121.197556 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::0-65535 147791 99.66% 99.66% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::65536-131071 435 0.29% 99.96% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::131072-196607 25 0.02% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::196608-262143 11 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::262144-327679 5 0.00% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::327680-393215 4 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::458752-524287 2 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::524288-589823 4 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::589824-655359 11 0.01% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::655360-720895 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkWaitTime::total 148290 # Table walker wait (enqueue to first request) latency
system.cpu.itb.walker.walkCompletionTime::samples 141406 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::mean 26889.721794 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::gmean 22183.567838 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::stdev 21940.142141 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::0-65535 138369 97.85% 97.85% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::65536-131071 2580 1.82% 99.68% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::131072-196607 191 0.14% 99.81% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::196608-262143 150 0.11% 99.92% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::262144-327679 40 0.03% 99.95% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::327680-393215 18 0.01% 99.96% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::393216-458751 2 0.00% 99.96% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::524288-589823 2 0.00% 99.96% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::589824-655359 49 0.03% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::655360-720895 4 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::720896-786431 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walkCompletionTime::total 141406 # Table walker service (enqueue to completion) latency
system.cpu.itb.walker.walksPending::samples 580161918016 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::mean 0.951845 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::stdev 0.214419 # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::0 27974300560 4.82% 4.82% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::1 552153156456 95.17% 99.99% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::2 33290000 0.01% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::3 609500 0.00% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::4 49000 0.00% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::5 512500 0.00% 100.00% # Table walker pending requests distribution
system.cpu.itb.walker.walksPending::total 580161918016 # Table walker pending requests distribution
system.cpu.itb.walker.walkPageSizes::4K 121824 98.75% 98.75% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::2M 1543 1.25% 100.00% # Table walker page sizes translated
system.cpu.itb.walker.walkPageSizes::total 123367 # Table walker page sizes translated
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 166329 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 166329 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 123367 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 123367 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 289696 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 333977355 # ITB inst hits
system.cpu.itb.inst_misses 166329 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 10 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 41510 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 1047 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 54464 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 373131 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 334143684 # ITB inst accesses
system.cpu.itb.hits 333977355 # DTB hits
system.cpu.itb.misses 166329 # DTB misses
system.cpu.itb.accesses 334143684 # DTB accesses
system.cpu.numPwrStateTransitions 32546 # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples 16273 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean 3107516335.044798 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev 60196725189.485252 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::underflows 6948 42.70% 42.70% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10 9289 57.08% 99.78% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+10-1e+11 5 0.03% 99.81% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1e+11-1.5e+11 4 0.02% 99.83% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1.5e+11-2e+11 1 0.01% 99.84% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2e+11-2.5e+11 2 0.01% 99.85% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::2.5e+11-3e+11 1 0.01% 99.86% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::3e+11-3.5e+11 2 0.01% 99.87% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::4.5e+11-5e+11 1 0.01% 99.88% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::5e+11-5.5e+11 1 0.01% 99.88% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::6.5e+11-7e+11 1 0.01% 99.89% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::overflows 18 0.11% 100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value 501 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value 1988780762168 # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total 16273 # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON 709346089816 # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED 50568613320184 # Cumulative time (in ticks) in various power states
system.cpu.numCycles 1418701600 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 626970761 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 964955706 # Number of instructions fetch has processed
system.cpu.fetch.Branches 214792288 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 120926614 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 712354427 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 26627776 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 3832226 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 25955 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 9044924 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 1035738 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 1059 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 333569052 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 6336680 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 48713 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 1366578978 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 0.835386 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.187527 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 828034594 60.59% 60.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 202016384 14.78% 75.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 69979562 5.12% 80.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 266548438 19.50% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1366578978 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.151401 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.680168 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 523831535 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 358407215 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 444986242 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 29823356 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 9530630 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 82997397 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 3840205 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 1051662188 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 29872784 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 9530630 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 559062030 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 58275029 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 221284587 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 439543391 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 78883311 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1030946151 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 7084405 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 5220432 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 401053 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 689601 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 52909282 # Number of times rename has blocked due to SQ full
system.cpu.rename.FullRegisterEvents 20659 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 944726342 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1460373617 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1214391439 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1466073 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 877604087 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 67122252 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 11621737 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 7877357 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 58456344 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 178961087 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 155538156 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 10194150 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 9195511 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1010975595 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 11936880 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1010573430 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 3406540 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 62033200 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 34713553 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 312805 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1366578978 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 0.739491 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 0.966076 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 766524619 56.09% 56.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 278054062 20.35% 76.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 240507320 17.60% 94.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 74487645 5.45% 99.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 6984867 0.51% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 20465 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1366578978 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 59327643 34.80% 34.80% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 97860 0.06% 34.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 26629 0.02% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc 606 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 34.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 45774518 26.85% 61.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 64550245 37.86% 99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead 65013 0.04% 99.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite 650262 0.38% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 11 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 675222587 66.82% 66.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2579661 0.26% 67.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 123552 0.01% 67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 381 0.00% 67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 15 0.00% 67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 24 0.00% 67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc 0 0.00% 67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.08% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc 118042 0.01% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 178525210 17.67% 84.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 153211297 15.16% 99.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead 117761 0.01% 99.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite 674889 0.07% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1010573430 # Type of FU issued
system.cpu.iq.rate 0.712323 # Inst issue rate
system.cpu.iq.fu_busy_cnt 170492776 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.168709 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 3559085350 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1084154908 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 991977756 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 2539803 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 933979 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 905255 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1179439202 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 1626993 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 4435926 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 14385160 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 15174 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 144472 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 6174251 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2629445 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 1524875 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 9530630 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 7210038 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 4323845 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1023153770 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 178961087 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 155538156 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 7437223 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 69213 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4169498 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 144472 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 3542728 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 5585702 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 9128430 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 998939859 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 174475303 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 10677060 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 241295 # number of nop insts executed
system.cpu.iew.exec_refs 326482764 # number of memory reference insts executed
system.cpu.iew.exec_branches 185483896 # Number of branches executed
system.cpu.iew.exec_stores 152007461 # Number of stores executed
system.cpu.iew.exec_rate 0.704123 # Inst execution rate
system.cpu.iew.wb_sent 993723823 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 992883011 # cumulative count of insts written-back
system.cpu.iew.wb_producers 420701773 # num instructions producing a value
system.cpu.iew.wb_consumers 671731184 # num instructions consuming a value
system.cpu.iew.wb_rate 0.699853 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.626295 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 52581924 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 11624075 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 8681545 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1354317292 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.709493 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.365584 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 893350952 65.96% 65.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 231145639 17.07% 83.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 123165028 9.09% 92.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 37514552 2.77% 94.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 29252763 2.16% 97.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 14325561 1.06% 98.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 8938173 0.66% 98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 4404967 0.33% 99.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 12219657 0.90% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1354317292 # Number of insts commited each cycle
system.cpu.commit.committedInsts 807652759 # Number of instructions committed
system.cpu.commit.committedOps 960879271 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 313939831 # Number of memory references committed
system.cpu.commit.loads 164575926 # Number of loads committed
system.cpu.commit.membars 7185354 # Number of memory barriers committed
system.cpu.commit.branches 178524482 # Number of branches committed
system.cpu.commit.fp_insts 893967 # Number of committed floating point instructions.
system.cpu.commit.int_insts 893684330 # Number of committed integer instructions.
system.cpu.commit.function_calls 25910780 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 644536442 67.08% 67.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 2193608 0.23% 67.31% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 98465 0.01% 67.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 8 0.00% 67.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 13 0.00% 67.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 21 0.00% 67.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 67.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc 0 0.00% 67.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 67.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc 110883 0.01% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 67.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 164464107 17.12% 84.44% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 148692682 15.47% 99.92% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead 111819 0.01% 99.93% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite 671223 0.07% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 960879271 # Class of committed instruction
system.cpu.commit.bw_lim_events 12219657 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 2347791153 # The number of ROB reads
system.cpu.rob.rob_writes 2039089805 # The number of ROB writes
system.cpu.timesIdled 8233460 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 52122622 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 101137217350 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 807652759 # Number of Instructions Simulated
system.cpu.committedOps 960879271 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.756574 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.756574 # CPI: Total CPI of All Threads
system.cpu.ipc 0.569290 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.569290 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1178021092 # number of integer regfile reads
system.cpu.int_regfile_writes 719548586 # number of integer regfile writes
system.cpu.fp_regfile_reads 1455011 # number of floating regfile reads
system.cpu.fp_regfile_writes 777624 # number of floating regfile writes
system.cpu.cc_regfile_reads 183031164 # number of cc regfile reads
system.cpu.cc_regfile_writes 183683629 # number of cc regfile writes
system.cpu.misc_regfile_reads 2245464732 # number of misc regfile reads
system.cpu.misc_regfile_writes 11742996 # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements 10097387 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.998168 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 291447803 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 10097899 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 28.862222 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 194046500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.998168 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999996 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999996 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 96 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 399 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 1 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 1275104379 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 1275104379 # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data 151424979 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 151424979 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 131950159 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 131950159 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 388682 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 388682 # number of SoftPFReq hits
system.cpu.dcache.WriteLineReq_hits::cpu.data 326177 # number of WriteLineReq hits
system.cpu.dcache.WriteLineReq_hits::total 326177 # number of WriteLineReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 3459521 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 3459521 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 3868336 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 3868336 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 283701315 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 283701315 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 284089997 # number of overall hits
system.cpu.dcache.overall_hits::total 284089997 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 9913119 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 9913119 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 11970495 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 11970495 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 1253745 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 1253745 # number of SoftPFReq misses
system.cpu.dcache.WriteLineReq_misses::cpu.data 1236891 # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total 1236891 # number of WriteLineReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 459501 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 459501 # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data 9 # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total 9 # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data 23120505 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 23120505 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 24374250 # number of overall misses
system.cpu.dcache.overall_misses::total 24374250 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 163455721000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 163455721000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 418494791659 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 418494791659 # number of WriteReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::cpu.data 27820801905 # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total 27820801905 # number of WriteLineReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 6946845500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 6946845500 # number of LoadLockedReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::cpu.data 284500 # number of StoreCondReq miss cycles
system.cpu.dcache.StoreCondReq_miss_latency::total 284500 # number of StoreCondReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 609771314564 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 609771314564 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 609771314564 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 609771314564 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 161338098 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 161338098 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 143920654 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 143920654 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 1642427 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 1642427 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::cpu.data 1563068 # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total 1563068 # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3919022 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 3919022 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 3868345 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 3868345 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 306821820 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 306821820 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 308464247 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 308464247 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.061443 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.061443 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.083174 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.083174 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.763349 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.763349 # miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::cpu.data 0.791323 # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total 0.791323 # miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.117249 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.117249 # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data 0.000002 # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total 0.000002 # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.075355 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.075355 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.079018 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.079018 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16488.828693 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16488.828693 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34960.525163 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34960.525163 # average WriteReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::cpu.data 22492.525134 # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 22492.525134 # average WriteLineReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15118.238045 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15118.238045 # average LoadLockedReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::cpu.data 31611.111111 # average StoreCondReq miss latency
system.cpu.dcache.StoreCondReq_avg_miss_latency::total 31611.111111 # average StoreCondReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 26373.615739 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26373.615739 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 25017.028814 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25017.028814 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 19489299 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 1643530 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 11.858195 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks 7764980 # number of writebacks
system.cpu.dcache.writebacks::total 7764980 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4590646 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 4590646 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 9875948 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 9875948 # number of WriteReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::cpu.data 6846 # number of WriteLineReq MSHR hits
system.cpu.dcache.WriteLineReq_mshr_hits::total 6846 # number of WriteLineReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 225673 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 225673 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 14473440 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 14473440 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 14473440 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 14473440 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5322473 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 5322473 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2094547 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2094547 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 1246940 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 1246940 # number of SoftPFReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::cpu.data 1230045 # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total 1230045 # number of WriteLineReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 233828 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 233828 # number of LoadLockedReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::cpu.data 9 # number of StoreCondReq MSHR misses
system.cpu.dcache.StoreCondReq_mshr_misses::total 9 # number of StoreCondReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 8647065 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 8647065 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 9894005 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 9894005 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::cpu.data 33590 # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total 33590 # number of ReadReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::cpu.data 33609 # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total 33609 # number of WriteReq MSHR uncacheable
system.cpu.dcache.overall_mshr_uncacheable_misses::cpu.data 67199 # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total 67199 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 84299556500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 84299556500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 70150658430 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 70150658430 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 22795031000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 22795031000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::cpu.data 26312863405 # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total 26312863405 # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 3251889000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 3251889000 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::cpu.data 275500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.StoreCondReq_mshr_miss_latency::total 275500 # number of StoreCondReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 180763078335 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 180763078335 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 203558109335 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 203558109335 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 6204454000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 6204454000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 6204454000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 6204454000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.032990 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.032990 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.014553 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.014553 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.759206 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.759206 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::cpu.data 0.786943 # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total 0.786943 # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.059665 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.059665 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::cpu.data 0.000002 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_mshr_miss_rate::total 0.000002 # mshr miss rate for StoreCondReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.028183 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.028183 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.032075 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.032075 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15838.418814 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15838.418814 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33492.043115 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33492.043115 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 18280.776140 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 18280.776140 # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::cpu.data 21391.789248 # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 21391.789248 # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 13907.183913 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 13907.183913 # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::cpu.data 30611.111111 # average StoreCondReq mshr miss latency
system.cpu.dcache.StoreCondReq_avg_mshr_miss_latency::total 30611.111111 # average StoreCondReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 20904.558753 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20904.558753 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 20573.883815 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20573.883815 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 184711.342662 # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 184711.342662 # average ReadReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data 92329.558476 # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 92329.558476 # average overall mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements 15304958 # number of replacements
system.cpu.icache.tags.tagsinuse 511.969276 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 317502771 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 15305470 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 20.744399 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 12156673500 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 511.969276 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.999940 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.999940 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 124 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 310 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 78 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 348872656 # Number of tag accesses
system.cpu.icache.tags.data_accesses 348872656 # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst 317502771 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 317502771 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 317502771 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 317502771 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 317502771 # number of overall hits
system.cpu.icache.overall_hits::total 317502771 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 16064183 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 16064183 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 16064183 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 16064183 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 16064183 # number of overall misses
system.cpu.icache.overall_misses::total 16064183 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 215226774877 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 215226774877 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 215226774877 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 215226774877 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 215226774877 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 215226774877 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 333566954 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 333566954 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 333566954 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 333566954 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 333566954 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 333566954 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.048159 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.048159 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.048159 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.048159 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.048159 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.048159 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13397.928477 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13397.928477 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13397.928477 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13397.928477 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13397.928477 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13397.928477 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 20885 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 1543 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 13.535321 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks 15304958 # number of writebacks
system.cpu.icache.writebacks::total 15304958 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 758480 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 758480 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 758480 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 758480 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 758480 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 758480 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15305703 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 15305703 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 15305703 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 15305703 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 15305703 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 15305703 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_uncacheable::cpu.inst 2094 # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total 2094 # number of ReadReq MSHR uncacheable
system.cpu.icache.overall_mshr_uncacheable_misses::cpu.inst 2094 # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total 2094 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 193058693887 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 193058693887 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 193058693887 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 193058693887 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 193058693887 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 193058693887 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::cpu.inst 174071500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total 174071500 # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::cpu.inst 174071500 # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total 174071500 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.045885 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.045885 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.045885 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.045885 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.045885 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.045885 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12613.513661 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12613.513661 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12613.513661 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12613.513661 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12613.513661 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12613.513661 # average overall mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 83128.701051 # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 83128.701051 # average ReadReq mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::cpu.inst 83128.701051 # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 83128.701051 # average overall mshr uncacheable latency
system.cpu.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.tags.replacements 1248689 # number of replacements
system.cpu.l2cache.tags.tagsinuse 65406.058647 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 49295549 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 1311963 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 37.573887 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 1068241000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 9667.637617 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 499.308772 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 609.219516 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 6963.202905 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 47666.689838 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.147516 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.007619 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.009296 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.106250 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.727336 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.998017 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1023 512 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 62762 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1023::4 512 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 45 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 377 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 1132 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5479 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 55729 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1023 0.007812 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.957672 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 417429422 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 417429422 # Number of data accesses
system.cpu.l2cache.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 796619 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 283100 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1079719 # number of ReadReq hits
system.cpu.l2cache.WritebackDirty_hits::writebacks 7764980 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 7764980 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 15302294 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 15302294 # number of WritebackClean hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 25817 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 25817 # number of UpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::cpu.data 6 # number of SCUpgradeReq hits
system.cpu.l2cache.SCUpgradeReq_hits::total 6 # number of SCUpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 1591016 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 1591016 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 15218653 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 15218653 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 6530102 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 6530102 # number of ReadSharedReq hits
system.cpu.l2cache.InvalidateReq_hits::cpu.data 728891 # number of InvalidateReq hits
system.cpu.l2cache.InvalidateReq_hits::total 728891 # number of InvalidateReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 796619 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 283100 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 15218653 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 8121118 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 24419490 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 796619 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 283100 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 15218653 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 8121118 # number of overall hits
system.cpu.l2cache.overall_hits::total 24419490 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 3956 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 3665 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 7621 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 4094 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 4094 # number of UpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::cpu.data 3 # number of SCUpgradeReq misses
system.cpu.l2cache.SCUpgradeReq_misses::total 3 # number of SCUpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 478353 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 478353 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 86839 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 86839 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 268407 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 268407 # number of ReadSharedReq misses
system.cpu.l2cache.InvalidateReq_misses::cpu.data 501154 # number of InvalidateReq misses
system.cpu.l2cache.InvalidateReq_misses::total 501154 # number of InvalidateReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 3956 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 3665 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 86839 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 746760 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 841220 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 3956 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 3665 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 86839 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 746760 # number of overall misses
system.cpu.l2cache.overall_misses::total 841220 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 431772500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 382599000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 814371500 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 72848000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 72848000 # number of UpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::cpu.data 162500 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.SCUpgradeReq_miss_latency::total 162500 # number of SCUpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 49637800000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 49637800000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 9658072000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 9658072000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 30942623000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 30942623000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 431772500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 382599000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 9658072000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 80580423000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 91052866500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 431772500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 382599000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 9658072000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 80580423000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 91052866500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 800575 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 286765 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1087340 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::writebacks 7764980 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 7764980 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 15302294 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 15302294 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 29911 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 29911 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::cpu.data 9 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.SCUpgradeReq_accesses::total 9 # number of SCUpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 2069369 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2069369 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 15305492 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 15305492 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 6798509 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 6798509 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::cpu.data 1230045 # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.InvalidateReq_accesses::total 1230045 # number of InvalidateReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 800575 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 286765 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 15305492 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 8867878 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 25260710 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 800575 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 286765 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 15305492 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 8867878 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 25260710 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.004941 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.012780 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.007009 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.136873 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.136873 # miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::cpu.data 0.333333 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_miss_rate::total 0.333333 # miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.231159 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.231159 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.005674 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.005674 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.039480 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.039480 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::cpu.data 0.407427 # miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_miss_rate::total 0.407427 # miss rate for InvalidateReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.004941 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.012780 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.005674 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.084210 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.033302 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.004941 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.012780 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.005674 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.084210 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.033302 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 109143.705763 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 104392.633015 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 106858.876788 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 17793.844651 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 17793.844651 # average UpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::cpu.data 54166.666667 # average SCUpgradeReq miss latency
system.cpu.l2cache.SCUpgradeReq_avg_miss_latency::total 54166.666667 # average SCUpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 103768.137756 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 103768.137756 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 111218.139315 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 111218.139315 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 115282.474004 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 115282.474004 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 109143.705763 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 104392.633015 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 111218.139315 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 107906.721035 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 108239.065286 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 109143.705763 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 104392.633015 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 111218.139315 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 107906.721035 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 108239.065286 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.writebacks::writebacks 1059086 # number of writebacks
system.cpu.l2cache.writebacks::total 1059086 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.itb.walker 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 21 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total 21 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.itb.walker 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 22 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.itb.walker 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 22 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 3956 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 3664 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 7620 # number of ReadReq MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 2 # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total 2 # number of CleanEvict MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4094 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 4094 # number of UpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::cpu.data 3 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 478353 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 478353 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 86839 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 86839 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 268386 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 268386 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::cpu.data 501154 # number of InvalidateReq MSHR misses
system.cpu.l2cache.InvalidateReq_mshr_misses::total 501154 # number of InvalidateReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 3956 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 3664 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 86839 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 746739 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 841198 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 3956 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 3664 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 86839 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 746739 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 841198 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.inst 2094 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::cpu.data 33590 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.ReadReq_mshr_uncacheable::total 35684 # number of ReadReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::cpu.data 33609 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.WriteReq_mshr_uncacheable::total 33609 # number of WriteReq MSHR uncacheable
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.inst 2094 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::cpu.data 67199 # number of overall MSHR uncacheable misses
system.cpu.l2cache.overall_mshr_uncacheable_misses::total 69293 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 392212500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 345880000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 738092500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 78102500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 78102500 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::cpu.data 163000 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.SCUpgradeReq_mshr_miss_latency::total 163000 # number of SCUpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 44854250540 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 44854250540 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 8789667055 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 8789667055 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 28257377566 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 28257377566 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::cpu.data 10480376502 # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.InvalidateReq_mshr_miss_latency::total 10480376502 # number of InvalidateReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 392212500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 345880000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 8789667055 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 73111628106 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 82639387661 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 392212500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 345880000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 8789667055 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 73111628106 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 82639387661 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.inst 147896500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 5784421000 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 5932317500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.inst 147896500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 5784421000 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 5932317500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.004941 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.012777 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.007008 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.136873 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.136873 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.SCUpgradeReq_mshr_miss_rate::total 0.333333 # mshr miss rate for SCUpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.231159 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.231159 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.005674 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.005674 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.039477 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.039477 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::cpu.data 0.407427 # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.InvalidateReq_mshr_miss_rate::total 0.407427 # mshr miss rate for InvalidateReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.004941 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.012777 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.005674 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.084207 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.033301 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.004941 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.012777 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.005674 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.084207 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.033301 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 99143.705763 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 94399.563319 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 96862.532808 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 19077.308256 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 19077.308256 # average UpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::cpu.data 54333.333333 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.SCUpgradeReq_avg_mshr_miss_latency::total 54333.333333 # average SCUpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 93768.097075 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 93768.097075 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 101217.967215 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 101217.967215 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 105286.332245 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 105286.332245 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::cpu.data 20912.486984 # average InvalidateReq mshr miss latency
system.cpu.l2cache.InvalidateReq_avg_mshr_miss_latency::total 20912.486984 # average InvalidateReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 99143.705763 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 94399.563319 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 101217.967215 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 97907.874245 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 98240.114291 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 99143.705763 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 94399.563319 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 101217.967215 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 97907.874245 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 98240.114291 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.inst 70628.701051 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data 172206.638881 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total 166245.866495 # average ReadReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.inst 70628.701051 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data 86078.974389 # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total 85612.074813 # average overall mshr uncacheable latency
system.cpu.toL2Bus.snoop_filter.tot_requests 51553426 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 26149596 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 7713 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 1993 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 1993 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.toL2Bus.trans_dist::ReadReq 1662998 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 23767979 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 33609 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 33609 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 8824066 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 15304958 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 2522010 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 29914 # Transaction distribution
system.cpu.toL2Bus.trans_dist::SCUpgradeReq 9 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 29923 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 2069369 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 2069369 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 15305703 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 6801111 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateReq 1260813 # Transaction distribution
system.cpu.toL2Bus.trans_dist::InvalidateResp 1230062 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 45920340 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 30488261 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 721887 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 1992767 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 79123255 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1959102240 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1064742138 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb.walker.dma::system.cpu.l2cache.cpu_side 2294120 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb.walker.dma::system.cpu.l2cache.cpu_side 6404600 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 3032543098 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 1823037 # Total snoops (count)
system.cpu.toL2Bus.snoopTraffic 72164080 # Total snoop traffic (bytes)
system.cpu.toL2Bus.snoop_fanout::samples 28412224 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.025596 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.157926 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 27684996 97.44% 97.44% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 727226 2.56% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 2 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 28412224 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 49353009980 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 1469889 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 22969214259 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 13985386089 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 435462274 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 1192643074 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq 40205 # Transaction distribution
system.iobus.trans_dist::ReadResp 40205 # Transaction distribution
system.iobus.trans_dist::WriteReq 136485 # Transaction distribution
system.iobus.trans_dist::WriteResp 136485 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 47478 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pci_host.pio 434 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 122360 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230940 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 230940 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 353380 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 47498 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pci_host.pio 634 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 155490 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334192 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 7334192 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 7491768 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 41589500 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 11000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 341500 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 14500 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 9500 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 25178000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 36502000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 568968268 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 92542000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 147700000 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer4.occupancy 170000 # Layer occupancy (ticks)
system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements 115451 # number of replacements
system.iocache.tags.tagsinuse 10.420620 # Cycle average of tags in use
system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 115467 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 13090295539000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ethernet 3.547144 # Average occupied blocks per requestor
system.iocache.tags.occ_blocks::realview.ide 6.873475 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ethernet 0.221697 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::realview.ide 0.429592 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.651289 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 1039587 # Number of tag accesses
system.iocache.tags.data_accesses 1039587 # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
system.iocache.ReadReq_misses::realview.ide 8806 # number of ReadReq misses
system.iocache.ReadReq_misses::total 8843 # number of ReadReq misses
system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
system.iocache.WriteLineReq_misses::realview.ide 106664 # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total 106664 # number of WriteLineReq misses
system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
system.iocache.demand_misses::realview.ide 115470 # number of demand (read+write) misses
system.iocache.demand_misses::total 115510 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
system.iocache.overall_misses::realview.ide 115470 # number of overall misses
system.iocache.overall_misses::total 115510 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ethernet 5086000 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::realview.ide 1876442585 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 1881528585 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::realview.ethernet 351000 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 351000 # number of WriteReq miss cycles
system.iocache.WriteLineReq_miss_latency::realview.ide 13387619683 # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total 13387619683 # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::realview.ethernet 5437000 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::realview.ide 15264062268 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 15269499268 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ethernet 5437000 # number of overall miss cycles
system.iocache.overall_miss_latency::realview.ide 15264062268 # number of overall miss cycles
system.iocache.overall_miss_latency::total 15269499268 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::realview.ide 8806 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 8843 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::realview.ide 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total 106664 # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
system.iocache.demand_accesses::realview.ide 115470 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 115510 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
system.iocache.overall_accesses::realview.ide 115470 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 115510 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.WriteLineReq_miss_rate::realview.ide 1 # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total 1 # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ethernet 137459.459459 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::realview.ide 213086.825460 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 212770.392966 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::realview.ethernet 117000 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 117000 # average WriteReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::realview.ide 125512.072330 # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 125512.072330 # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::realview.ethernet 135925 # average overall miss latency
system.iocache.demand_avg_miss_latency::realview.ide 132190.718524 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 132192.011670 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ethernet 135925 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 132190.718524 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 132192.011670 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 45104 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 3423 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 13.176746 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.writebacks::writebacks 106630 # number of writebacks
system.iocache.writebacks::total 106630 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::realview.ide 8806 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 8843 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::realview.ide 106664 # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total 106664 # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::realview.ide 115470 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 115510 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses
system.iocache.overall_mshr_misses::realview.ide 115470 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 115510 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3236000 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::realview.ide 1436142585 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 1439378585 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 201000 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 201000 # number of WriteReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::realview.ide 8048941203 # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total 8048941203 # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ethernet 3437000 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 9485083788 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 9488520788 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ethernet 3437000 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 9485083788 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 9488520788 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total 1 # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 87459.459459 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 163086.825460 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 162770.392966 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 67000 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 67000 # average WriteReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::realview.ide 75460.710296 # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 75460.710296 # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 85925 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 82143.273474 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 82144.583049 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 85925 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 82143.273474 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 82144.583049 # average overall mshr miss latency
system.membus.snoop_filter.tot_requests 2825507 # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests 1398744 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests 3574 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops 0 # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops 0 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops 0 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq 35684 # Transaction distribution
system.membus.trans_dist::ReadResp 407371 # Transaction distribution
system.membus.trans_dist::WriteReq 33609 # Transaction distribution
system.membus.trans_dist::WriteResp 33609 # Transaction distribution
system.membus.trans_dist::WritebackDirty 1165716 # Transaction distribution
system.membus.trans_dist::CleanEvict 197310 # Transaction distribution
system.membus.trans_dist::UpgradeReq 4655 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 3 # Transaction distribution
system.membus.trans_dist::UpgradeResp 8 # Transaction distribution
system.membus.trans_dist::ReadExReq 477795 # Transaction distribution
system.membus.trans_dist::ReadExResp 477795 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 371688 # Transaction distribution
system.membus.trans_dist::InvalidateReq 607818 # Transaction distribution
system.membus.trans_dist::InvalidateResp 30461 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 122360 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.realview.gic.pio 6852 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 3443320 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 3572590 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 237411 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 237411 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 3810001 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 155490 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.nvmem.port 420 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.realview.gic.pio 13704 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 121594060 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 121763674 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 7237120 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 7237120 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 129000794 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 33521 # Total snoops (count)
system.membus.snoopTraffic 195328 # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples 1531252 # Request fanout histogram
system.membus.snoop_fanout::mean 0.022242 # Request fanout histogram
system.membus.snoop_fanout::stdev 0.147469 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 1497194 97.78% 97.78% # Request fanout histogram
system.membus.snoop_fanout::1 34058 2.22% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 1531252 # Request fanout histogram
system.membus.reqLayer0.occupancy 103704000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 32500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 5582500 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 7711716413 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 4552014688 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 76660254 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.aaci_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.cf_ctrl.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.clcd.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.dcc.osc_cpu.clock 16667 # Clock period in ticks
system.realview.dcc.osc_ddr.clock 25000 # Clock period in ticks
system.realview.dcc.osc_hsbm.clock 25000 # Clock period in ticks
system.realview.dcc.osc_pxl.clock 42105 # Clock period in ticks
system.realview.dcc.osc_smb.clock 20000 # Clock period in ticks
system.realview.dcc.osc_sys.clock 16667 # Clock period in ticks
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.ethernet.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.ethernet.txBytes 966 # Bytes Transmitted
system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.totBandwidth 151 # Total Bandwidth (bits/s)
system.realview.ethernet.totPackets 3 # Total Packets
system.realview.ethernet.totBytes 966 # Total Bytes
system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
system.realview.ethernet.txBandwidth 151 # Transmit Bandwidth (bits/s)
system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 13 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.ide.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.l2x0_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.lan_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.local_cpu_timer.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_clcd.clock 42105 # Clock period in ticks
system.realview.mcc.osc_mcc.clock 20000 # Clock period in ticks
system.realview.mcc.osc_peripheral.clock 41667 # Clock period in ticks
system.realview.mcc.osc_system_bus.clock 41667 # Clock period in ticks
system.realview.mmc_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.sp810_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.timer0.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.timer1.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.uart1_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.uart2_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.uart3_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.usb_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.realview.watchdog_fake.pwrStateResidencyTicks::UNDEFINED 51277959410000 # Cumulative time (in ticks) in various power states
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 16273 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|