1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
|
---------- Begin Simulation Statistics ----------
sim_seconds 51.234984 # Number of seconds simulated
sim_ticks 51234983764500 # Number of ticks simulated
final_tick 51234983764500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 293597 # Simulator instruction rate (inst/s)
host_op_rate 345003 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 16999127000 # Simulator tick rate (ticks/s)
host_mem_usage 723216 # Number of bytes of host memory used
host_seconds 3013.98 # Real time elapsed on the host
sim_insts 884896163 # Number of instructions simulated
sim_ops 1039832130 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.dtb.walker 129856 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 125184 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 2903796 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 24969352 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 34560 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.itb.walker 29888 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 811648 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 7348736 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 94656 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.itb.walker 89280 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 2169408 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 17774080 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 413120 # Number of bytes read from this memory
system.physmem.bytes_read::total 56893564 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 2903796 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 811648 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 2169408 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 5884852 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 77105472 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory
system.physmem.bytes_written::total 77126052 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker 2029 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 1956 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 85779 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 390159 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 540 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.itb.walker 467 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 12682 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 114824 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 1479 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.itb.walker 1395 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 33897 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 277720 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 6455 # Number of read requests responded to by this memory
system.physmem.num_reads::total 929382 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1204773 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1207346 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker 2535 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 2443 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 56676 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 487350 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 675 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.itb.walker 583 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 15842 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 143432 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 1847 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.itb.walker 1743 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 42342 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 346913 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 8063 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 1110444 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 56676 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 15842 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 42342 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 114860 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1504938 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 402 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1505340 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1504938 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 2535 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 2443 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 56676 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 487751 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 675 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.itb.walker 583 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 15842 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 143432 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 1847 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.itb.walker 1743 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 42342 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 346913 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 8063 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 2615783 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 443127 # Number of read requests accepted
system.physmem.writeReqs 607625 # Number of write requests accepted
system.physmem.readBursts 443127 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 607625 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 28344960 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 15168 # Total number of bytes read from write queue
system.physmem.bytesWritten 38801344 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 28360128 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 38888000 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 237 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 1354 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 18550 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 25211 # Per bank write bursts
system.physmem.perBankRdBursts::1 29295 # Per bank write bursts
system.physmem.perBankRdBursts::2 27890 # Per bank write bursts
system.physmem.perBankRdBursts::3 27887 # Per bank write bursts
system.physmem.perBankRdBursts::4 27824 # Per bank write bursts
system.physmem.perBankRdBursts::5 30839 # Per bank write bursts
system.physmem.perBankRdBursts::6 26245 # Per bank write bursts
system.physmem.perBankRdBursts::7 26732 # Per bank write bursts
system.physmem.perBankRdBursts::8 26610 # Per bank write bursts
system.physmem.perBankRdBursts::9 29578 # Per bank write bursts
system.physmem.perBankRdBursts::10 29152 # Per bank write bursts
system.physmem.perBankRdBursts::11 31219 # Per bank write bursts
system.physmem.perBankRdBursts::12 26466 # Per bank write bursts
system.physmem.perBankRdBursts::13 26838 # Per bank write bursts
system.physmem.perBankRdBursts::14 25148 # Per bank write bursts
system.physmem.perBankRdBursts::15 25956 # Per bank write bursts
system.physmem.perBankWrBursts::0 36103 # Per bank write bursts
system.physmem.perBankWrBursts::1 37925 # Per bank write bursts
system.physmem.perBankWrBursts::2 36544 # Per bank write bursts
system.physmem.perBankWrBursts::3 38823 # Per bank write bursts
system.physmem.perBankWrBursts::4 41056 # Per bank write bursts
system.physmem.perBankWrBursts::5 42229 # Per bank write bursts
system.physmem.perBankWrBursts::6 37594 # Per bank write bursts
system.physmem.perBankWrBursts::7 36950 # Per bank write bursts
system.physmem.perBankWrBursts::8 37999 # Per bank write bursts
system.physmem.perBankWrBursts::9 38649 # Per bank write bursts
system.physmem.perBankWrBursts::10 38477 # Per bank write bursts
system.physmem.perBankWrBursts::11 38558 # Per bank write bursts
system.physmem.perBankWrBursts::12 34649 # Per bank write bursts
system.physmem.perBankWrBursts::13 36757 # Per bank write bursts
system.physmem.perBankWrBursts::14 36686 # Per bank write bursts
system.physmem.perBankWrBursts::15 37272 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 11 # Number of times write queue was full causing retry
system.physmem.totGap 51233787261500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 443127 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 607625 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 312054 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 88763 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 29344 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 12555 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 104 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 12 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 9 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 6 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 480 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 479 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 477 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 472 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 472 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 469 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 469 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 470 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 467 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 465 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 462 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 464 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 464 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 462 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 457 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 12737 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 17039 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 24672 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 28080 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 33366 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 36383 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 37105 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 38583 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 39124 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 40093 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 39396 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 38019 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 37237 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 37691 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 33410 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 32741 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 32102 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 31074 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 1296 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 957 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 828 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 690 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 631 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 536 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 497 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 490 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 435 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 377 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 362 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 345 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 327 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 314 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 292 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 275 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 255 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 226 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 189 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 169 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 146 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 130 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 123 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 114 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 100 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 71 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 64 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 54 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 36 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 30 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 31 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 274343 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 244.749383 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 146.139289 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 288.784627 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 125431 45.72% 45.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 68607 25.01% 70.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 24542 8.95% 79.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 12363 4.51% 84.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 8633 3.15% 87.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 5464 1.99% 89.32% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 4467 1.63% 90.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 3979 1.45% 92.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 20857 7.60% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 274343 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 29886 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 14.819313 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 10.330264 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-15 12451 41.66% 41.66% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::16-31 16121 53.94% 95.60% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::32-47 1059 3.54% 99.15% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::48-63 175 0.59% 99.73% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::64-79 53 0.18% 99.91% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::80-95 15 0.05% 99.96% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::96-111 5 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::112-127 2 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::128-143 2 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::160-175 1 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::256-271 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::304-319 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 29886 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 29886 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 20.286121 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.739916 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 12.649180 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-7 14 0.05% 0.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-15 35 0.12% 0.16% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-23 26501 88.67% 88.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-31 1006 3.37% 92.20% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-39 913 3.05% 95.26% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-47 433 1.45% 96.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-55 255 0.85% 97.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-63 96 0.32% 97.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-71 167 0.56% 98.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-79 135 0.45% 98.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-87 90 0.30% 99.19% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-95 37 0.12% 99.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-103 67 0.22% 99.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-111 27 0.09% 99.63% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-119 22 0.07% 99.71% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-127 15 0.05% 99.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-135 37 0.12% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-143 6 0.02% 99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-151 2 0.01% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::152-159 4 0.01% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-167 7 0.02% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-175 4 0.01% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-183 3 0.01% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::184-191 3 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-199 3 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-223 2 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-231 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::256-263 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 29886 # Writes before turning the bus around for reads
system.physmem.totQLat 10134279500 # Total ticks spent queuing
system.physmem.totMemAccLat 18438467000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 2214450000 # Total ticks spent in databus transfers
system.physmem.avgQLat 22882.16 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 41632.16 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 0.55 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.76 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 0.55 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.76 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.01 # Data bus utilization in percentage
system.physmem.busUtilRead 0.00 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 20.35 # Average write queue length when enqueuing
system.physmem.readRowHits 333517 # Number of row buffer hits during reads
system.physmem.writeRowHits 441289 # Number of row buffer hits during writes
system.physmem.readRowHitRate 75.30 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 72.79 # Row buffer hit rate for writes
system.physmem.avgGap 48759162.26 # Average gap between requests
system.physmem.pageHitRate 73.85 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 1059231600 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 575701500 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1730999400 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 1990714320 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 3304502351280 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 1163638516455 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 29573392417500 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 34046889932055 # Total energy per rank (pJ)
system.physmem_0.averagePower 667.714209 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 48801846776250 # Time in different power states
system.physmem_0.memoryStateTime::REF 1689418380000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 103138521750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 1014703200 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 551648625 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1723542600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 1937720880 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 3304502351280 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 1160546619285 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 29579668954500 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 34049945540370 # Total energy per rank (pJ)
system.physmem_1.averagePower 667.696345 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 48806318983250 # Time in different power states
system.physmem_1.memoryStateTime::REF 1689418380000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 98691186250 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst 96 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 132 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 96 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 96 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 24 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 29 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 2 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 3 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 2 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 2 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 2 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 3 # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.walker.walks 113519 # Table walker walks requested
system.cpu0.dtb.walker.walksLong 113519 # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walkWaitTime::samples 113519 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0 113519 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total 113519 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walksPending::samples 1125423795568 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean 0.567721 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::stdev 0.495393 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0 486496827068 43.23% 43.23% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::1 638926968500 56.77% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total 1125423795568 # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K 82853 84.60% 84.60% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::2M 15081 15.40% 100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total 97934 # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 113519 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 113519 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 97934 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 97934 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total 211453 # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 78562985 # DTB read hits
system.cpu0.dtb.read_misses 85240 # DTB read misses
system.cpu0.dtb.write_hits 72018023 # DTB write hits
system.cpu0.dtb.write_misses 28279 # DTB write misses
system.cpu0.dtb.flush_tlb 1287 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 21013 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 511 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 51639 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 3776 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 9794 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 78648225 # DTB read accesses
system.cpu0.dtb.write_accesses 72046302 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 150581008 # DTB hits
system.cpu0.dtb.misses 113519 # DTB misses
system.cpu0.dtb.accesses 150694527 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.walker.walks 63212 # Table walker walks requested
system.cpu0.itb.walker.walksLong 63212 # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walkWaitTime::samples 63212 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0 63212 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total 63212 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walksPending::samples 1125423794068 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean 0.567766 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::stdev 0.495387 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0 486446960568 43.22% 43.22% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1 638976833500 56.78% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total 1125423794068 # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K 54978 95.14% 95.14% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::2M 2806 4.86% 100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total 57784 # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 63212 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total 63212 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 57784 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total 57784 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total 120996 # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits 421062407 # ITB inst hits
system.cpu0.itb.inst_misses 63212 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 1287 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 21013 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 511 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 36180 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 421125619 # ITB inst accesses
system.cpu0.itb.hits 421062407 # DTB hits
system.cpu0.itb.misses 63212 # DTB misses
system.cpu0.itb.accesses 421125619 # DTB accesses
system.cpu0.numCycles 506570818 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 420869800 # Number of instructions committed
system.cpu0.committedOps 495253800 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 454669961 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 407169 # Number of float alu accesses
system.cpu0.num_func_calls 25355566 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 64011433 # number of instructions that are conditional controls
system.cpu0.num_int_insts 454669961 # number of integer instructions
system.cpu0.num_fp_insts 407169 # number of float instructions
system.cpu0.num_int_register_reads 669912724 # number of times the integer registers were read
system.cpu0.num_int_register_writes 361261423 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 658306 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 339356 # number of times the floating registers were written
system.cpu0.num_cc_register_reads 110690043 # number of times the CC registers were read
system.cpu0.num_cc_register_writes 110438637 # number of times the CC registers were written
system.cpu0.num_mem_refs 150674741 # number of memory refs
system.cpu0.num_load_insts 78636195 # Number of load instructions
system.cpu0.num_store_insts 72038546 # Number of store instructions
system.cpu0.num_idle_cycles 494843268.961767 # Number of idle cycles
system.cpu0.num_busy_cycles 11727549.038232 # Number of busy cycles
system.cpu0.not_idle_fraction 0.023151 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.976849 # Percentage of idle cycles
system.cpu0.Branches 93932517 # Number of branches fetched
system.cpu0.op_class::No_OpClass 1 0.00% 0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu 343715794 69.36% 69.36% # Class of executed instruction
system.cpu0.op_class::IntMult 1059861 0.21% 69.57% # Class of executed instruction
system.cpu0.op_class::IntDiv 47874 0.01% 69.58% # Class of executed instruction
system.cpu0.op_class::FloatAdd 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::FloatCmp 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::FloatCvt 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::FloatMult 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::FloatDiv 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::FloatSqrt 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdAdd 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdAlu 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdCmp 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdCvt 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdMisc 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdMult 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdShift 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdSqrt 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt 1 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv 0 0.00% 69.58% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc 49044 0.01% 69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult 0 0.00% 69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc 0 0.00% 69.59% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt 0 0.00% 69.59% # Class of executed instruction
system.cpu0.op_class::MemRead 78636195 15.87% 85.46% # Class of executed instruction
system.cpu0.op_class::MemWrite 72038546 14.54% 100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu0.op_class::total 495547316 # Class of executed instruction
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 16313 # number of quiesce instructions executed
system.cpu0.dcache.tags.replacements 10214702 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.999720 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 304791830 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 10215214 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 29.837048 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 33050500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 496.816800 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 4.965643 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 10.217276 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.970345 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.009699 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.019956 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 206 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 290 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 1295808199 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 1295808199 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 73344072 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 23670257 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 59561251 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 156575580 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 68109688 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 21690684 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 50098487 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 139898859 # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data 192172 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data 58926 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu2.data 140820 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total 391918 # number of SoftPFReq hits
system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 149127 # number of WriteInvalidateReq hits
system.cpu0.dcache.WriteInvalidateReq_hits::cpu1.data 52869 # number of WriteInvalidateReq hits
system.cpu0.dcache.WriteInvalidateReq_hits::cpu2.data 128452 # number of WriteInvalidateReq hits
system.cpu0.dcache.WriteInvalidateReq_hits::total 330448 # number of WriteInvalidateReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1807582 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 555748 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu2.data 1239879 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 3603209 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 1920927 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 598964 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu2.data 1426295 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 3946186 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 141453760 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 45360941 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 109659738 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 296474439 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 141645932 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 45419867 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 109800558 # number of overall hits
system.cpu0.dcache.overall_hits::total 296866357 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 2534039 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 789361 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 4745712 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 8069112 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 1082533 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 339457 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 4257122 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 5679112 # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data 624926 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data 200468 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu2.data 451799 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total 1277193 # number of SoftPFReq misses
system.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 751391 # number of WriteInvalidateReq misses
system.cpu0.dcache.WriteInvalidateReq_misses::cpu1.data 141795 # number of WriteInvalidateReq misses
system.cpu0.dcache.WriteInvalidateReq_misses::cpu2.data 340989 # number of WriteInvalidateReq misses
system.cpu0.dcache.WriteInvalidateReq_misses::total 1234175 # number of WriteInvalidateReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 114175 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 43476 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu2.data 234793 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 392444 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 1 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu1.data 2 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu2.data 4 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 7 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 3616572 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 1128818 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 9002834 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 13748224 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 4241498 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 1329286 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 9454633 # number of overall misses
system.cpu0.dcache.overall_misses::total 15025417 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 12043106000 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 81409169465 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 93452275465 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 9835188618 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 156717505281 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 166552693899 # number of WriteReq miss cycles
system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu1.data 2497645002 # number of WriteInvalidateReq miss cycles
system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu2.data 10654218293 # number of WriteInvalidateReq miss cycles
system.cpu0.dcache.WriteInvalidateReq_miss_latency::total 13151863295 # number of WriteInvalidateReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 638788250 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu2.data 3294649532 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 3933437782 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 150500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu2.data 64501 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 215001 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 21878294618 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 238126674746 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 260004969364 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 21878294618 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 238126674746 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 260004969364 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 75878111 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 24459618 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 64306963 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 164644692 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 69192221 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 22030141 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 54355609 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 145577971 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 817098 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 259394 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu2.data 592619 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total 1669111 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 900518 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu0.dcache.WriteInvalidateReq_accesses::cpu1.data 194664 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu0.dcache.WriteInvalidateReq_accesses::cpu2.data 469441 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu0.dcache.WriteInvalidateReq_accesses::total 1564623 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 1921757 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 599224 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu2.data 1474672 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 3995653 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 1920928 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 598966 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu2.data 1426299 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 3946193 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 145070332 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 46489759 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 118662572 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 310222663 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 145887430 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 46749153 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 119255191 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 311891774 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.033396 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.032272 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.073798 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.049009 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.015645 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.015409 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.078320 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.039011 # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.764812 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.772832 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu2.data 0.762377 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total 0.765194 # miss rate for SoftPFReq accesses
system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.834399 # miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.728409 # miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu2.data 0.726372 # miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.788800 # miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.059412 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.072554 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu2.data 0.159217 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.098218 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000001 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000003 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu2.data 0.000003 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000002 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.024930 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.024281 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.075869 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.044317 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.029074 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.028434 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.079281 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.048175 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 15256.778584 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 17154.258300 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11581.482010 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 28973.297407 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 36813.017170 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 29327.242340 # average WriteReq miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 17614.478663 # average WriteInvalidateReq miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu2.data 31245.049820 # average WriteInvalidateReq miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 10656.400668 # average WriteInvalidateReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14692.893780 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 14032.145473 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 10022.927557 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 75250 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu2.data 16125.250000 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 30714.428571 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 19381.596163 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 26450.190545 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 18911.895047 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 16458.681291 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 25186.241999 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 17304.342992 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 16525094 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 18605 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 1165104 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 417 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 14.183364 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 44.616307 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 7876656 # number of writebacks
system.cpu0.dcache.writebacks::total 7876656 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 1060 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 2696706 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 2697766 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 3203 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 3527121 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 3530324 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteInvalidateReq_mshr_hits::cpu2.data 2450 # number of WriteInvalidateReq MSHR hits
system.cpu0.dcache.WriteInvalidateReq_mshr_hits::total 2450 # number of WriteInvalidateReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 10619 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu2.data 143143 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 153762 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 4263 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 6223827 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 6228090 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 4263 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 6223827 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 6228090 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 788301 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 2049006 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 2837307 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 336254 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 730001 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 1066255 # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 200411 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu2.data 444940 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total 645351 # number of SoftPFReq MSHR misses
system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 141795 # number of WriteInvalidateReq MSHR misses
system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu2.data 338539 # number of WriteInvalidateReq MSHR misses
system.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 480334 # number of WriteInvalidateReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 32857 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu2.data 91650 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 124507 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 2 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu2.data 4 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 6 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 1124555 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 2779007 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 3903562 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 1324966 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 3223947 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 4548913 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 10385481000 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 30772790199 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 41158271199 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 9025287882 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 24823347673 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 33848635555 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 2966996500 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu2.data 9186505955 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 12153502455 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 2214054998 # number of WriteInvalidateReq MSHR miss cycles
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu2.data 9890086456 # number of WriteInvalidateReq MSHR miss cycles
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 12104141454 # number of WriteInvalidateReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 409377500 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data 1158107131 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 1567484631 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 146500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu2.data 56499 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 202999 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 19410768882 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 55596137872 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 75006906754 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 22377765382 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 64782643827 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 87160409209 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 886387500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 1429299000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 2315686500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 799886500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 1453115957 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 2253002457 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 1686274000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 2882414957 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 4568688957 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.032229 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.031863 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.017233 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.015263 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.013430 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.007324 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.772612 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu2.data 0.750803 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.386644 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.728409 # mshr miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu2.data 0.721153 # mshr miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.306997 # mshr miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.054833 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data 0.062149 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.031161 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000003 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu2.data 0.000003 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000002 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.024189 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.023419 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.012583 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028342 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.027034 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.014585 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13174.512020 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 15018.399262 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14506.104274 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 26840.685559 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 34004.539272 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31745.347553 # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 14804.559131 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu2.data 20646.617420 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 18832.391141 # average SoftPFReq mshr miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 15614.478635 # average WriteInvalidateReq mshr miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu2.data 29214.023956 # average WriteInvalidateReq mshr miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 25199.426761 # average WriteInvalidateReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12459.369389 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 12636.193464 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12589.530155 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 73250 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 14124.750000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 33833.166667 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 17260.844407 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 20005.756686 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19214.990502 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 16889.312920 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 20094.202488 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19160.711407 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements 14521093 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.976902 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 611027566 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 14521605 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 42.077137 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 9055108500 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 497.542496 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 4.290435 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 10.143971 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.971763 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.008380 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.019812 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.999955 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 179 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 239 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 94 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 640492964 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 640492964 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 414512221 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 132673632 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 63841713 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 611027566 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 414512221 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 132673632 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 63841713 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 611027566 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 414512221 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 132673632 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 63841713 # number of overall hits
system.cpu0.icache.overall_hits::total 611027566 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 6607970 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 2066459 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 6269243 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 14943672 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 6607970 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 2066459 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 6269243 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 14943672 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 6607970 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 2066459 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 6269243 # number of overall misses
system.cpu0.icache.overall_misses::total 14943672 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 27753435750 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 83574446765 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 111327882515 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 27753435750 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 83574446765 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 111327882515 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 27753435750 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 83574446765 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 111327882515 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 421120191 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 134740091 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 70110956 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 625971238 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 421120191 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 134740091 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 70110956 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 625971238 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 421120191 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 134740091 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 70110956 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 625971238 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.015691 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.015337 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.089419 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.023873 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.015691 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.015337 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.089419 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.023873 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.015691 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.015337 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.089419 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.023873 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13430.431356 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 13330.867342 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 7449.834453 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13430.431356 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 13330.867342 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 7449.834453 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13430.431356 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 13330.867342 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 7449.834453 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 42762 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 3542 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 12.072840 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 421946 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 421946 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu2.inst 421946 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 421946 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu2.inst 421946 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 421946 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 2066459 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 5847297 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 7913756 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 2066459 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 5847297 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 7913756 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 2066459 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 5847297 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 7913756 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 23615838750 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 68291553899 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 91907392649 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 23615838750 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 68291553899 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 91907392649 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 23615838750 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 68291553899 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 91907392649 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.015337 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.083401 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.012642 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.015337 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.083401 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.012642 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.015337 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.083401 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.012642 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11428.167096 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 11679.166271 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11613.624763 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11428.167096 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 11679.166271 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11613.624763 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11428.167096 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 11679.166271 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11613.624763 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.walker.walks 39379 # Table walker walks requested
system.cpu1.dtb.walker.walksLong 39379 # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level2 5977 # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3 28234 # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksSquashedBefore 6 # Table walks squashed before starting
system.cpu1.dtb.walker.walkWaitTime::samples 39373 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::mean 0.279379 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::stdev 55.436197 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0-1023 39372 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::10240-11263 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total 39373 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples 34217 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 21462.701289 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 17640.355852 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 13201.639709 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-32767 33415 97.66% 97.66% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-65535 571 1.67% 99.32% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::65536-98303 171 0.50% 99.82% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-131071 26 0.08% 99.90% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::131072-163839 5 0.01% 99.92% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::163840-196607 9 0.03% 99.94% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::196608-229375 6 0.02% 99.96% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::229376-262143 6 0.02% 99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::262144-294911 2 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::327680-360447 3 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::360448-393215 1 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::458752-491519 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total 34217 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples 1508431008 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::mean 0.298098 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::stdev 0.457423 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0 1058770000 70.19% 70.19% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::1 449661008 29.81% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total 1508431008 # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K 28234 82.53% 82.53% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M 5977 17.47% 100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total 34211 # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 39379 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 39379 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 34211 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 34211 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total 73590 # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 25323699 # DTB read hits
system.cpu1.dtb.read_misses 30085 # DTB read misses
system.cpu1.dtb.write_hits 22831654 # DTB write hits
system.cpu1.dtb.write_misses 9294 # DTB write misses
system.cpu1.dtb.flush_tlb 1278 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 6693 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 149 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 21869 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 1270 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 3016 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 25353784 # DTB read accesses
system.cpu1.dtb.write_accesses 22840948 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 48155353 # DTB hits
system.cpu1.dtb.misses 39379 # DTB misses
system.cpu1.dtb.accesses 48194732 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.walker.walks 23659 # Table walker walks requested
system.cpu1.itb.walker.walksLong 23659 # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level2 1141 # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walksLongTerminationLevel::Level3 20683 # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walkWaitTime::samples 23659 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0 23659 100.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total 23659 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples 21824 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 24542.418897 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 21182.327207 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 14187.388293 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-32767 20284 92.94% 92.94% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::32768-65535 1308 5.99% 98.94% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::65536-98303 160 0.73% 99.67% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::98304-131071 37 0.17% 99.84% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::131072-163839 9 0.04% 99.88% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::163840-196607 6 0.03% 99.91% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::196608-229375 7 0.03% 99.94% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::229376-262143 4 0.02% 99.96% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::262144-294911 3 0.01% 99.97% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::294912-327679 1 0.00% 99.98% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::327680-360447 4 0.02% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total 21824 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0 1000000500 100.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total 1000000500 # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K 20683 94.77% 94.77% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M 1141 5.23% 100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total 21824 # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 23659 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total 23659 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 21824 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total 21824 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total 45483 # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits 134740091 # ITB inst hits
system.cpu1.itb.inst_misses 23659 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 1278 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 6693 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 149 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 16092 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 134763750 # ITB inst accesses
system.cpu1.itb.hits 134740091 # DTB hits
system.cpu1.itb.misses 23659 # DTB misses
system.cpu1.itb.accesses 134763750 # DTB accesses
system.cpu1.numCycles 1278124825 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 134646225 # Number of instructions committed
system.cpu1.committedOps 158126706 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 145069492 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 137737 # Number of float alu accesses
system.cpu1.num_func_calls 7885244 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 20644863 # number of instructions that are conditional controls
system.cpu1.num_int_insts 145069492 # number of integer instructions
system.cpu1.num_fp_insts 137737 # number of float instructions
system.cpu1.num_int_register_reads 212132646 # number of times the integer registers were read
system.cpu1.num_int_register_writes 115229722 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 221669 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 118820 # number of times the floating registers were written
system.cpu1.num_cc_register_reads 35576682 # number of times the CC registers were read
system.cpu1.num_cc_register_writes 35511484 # number of times the CC registers were written
system.cpu1.num_mem_refs 48152949 # number of memory refs
system.cpu1.num_load_insts 25322940 # Number of load instructions
system.cpu1.num_store_insts 22830009 # Number of store instructions
system.cpu1.num_idle_cycles 1251340382.439470 # Number of idle cycles
system.cpu1.num_busy_cycles 26784442.560530 # Number of busy cycles
system.cpu1.not_idle_fraction 0.020956 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.979044 # Percentage of idle cycles
system.cpu1.Branches 30070128 # Number of branches fetched
system.cpu1.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu 109684380 69.32% 69.32% # Class of executed instruction
system.cpu1.op_class::IntMult 350403 0.22% 69.55% # Class of executed instruction
system.cpu1.op_class::IntDiv 14329 0.01% 69.55% # Class of executed instruction
system.cpu1.op_class::FloatAdd 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::FloatCmp 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::FloatCvt 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::FloatMult 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::FloatDiv 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::FloatSqrt 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdAdd 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdAlu 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdCmp 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdCvt 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdMisc 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdMult 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdShift 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdSqrt 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd 8 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp 13 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt 20 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv 0 0.00% 69.55% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc 18470 0.01% 69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult 0 0.00% 69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc 0 0.00% 69.57% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt 0 0.00% 69.57% # Class of executed instruction
system.cpu1.op_class::MemRead 25322940 16.00% 85.57% # Class of executed instruction
system.cpu1.op_class::MemWrite 22830009 14.43% 100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu1.op_class::total 158220572 # Class of executed instruction
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.branchPred.lookups 97203672 # Number of BP lookups
system.cpu2.branchPred.condPredicted 66186757 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 4359750 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 65808751 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 47109720 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 71.585799 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 12465679 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 131865 # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.dtb.walker.walks 641865 # Table walker walks requested
system.cpu2.dtb.walker.walksLong 641865 # Table walker walks initiated with long descriptors
system.cpu2.dtb.walker.walksLongTerminationLevel::Level2 11159 # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksLongTerminationLevel::Level3 66692 # Level at which table walker walks with long descriptors terminate
system.cpu2.dtb.walker.walksSquashedBefore 388613 # Table walks squashed before starting
system.cpu2.dtb.walker.walkWaitTime::samples 253252 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::mean 1931.812977 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::stdev 11499.357470 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::0-65535 251854 99.45% 99.45% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::65536-131071 1074 0.42% 99.87% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::131072-196607 172 0.07% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::196608-262143 83 0.03% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::262144-327679 31 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::327680-393215 33 0.01% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::393216-458751 4 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::524288-589823 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkWaitTime::total 253252 # Table walker wait (enqueue to first request) latency
system.cpu2.dtb.walker.walkCompletionTime::samples 288612 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::mean 20860.236245 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::gmean 16529.214515 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::stdev 15237.417207 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::0-65535 285772 99.02% 99.02% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::65536-131071 2386 0.83% 99.84% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::131072-196607 259 0.09% 99.93% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::196608-262143 137 0.05% 99.98% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::262144-327679 41 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::327680-393215 7 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::524288-589823 10 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walkCompletionTime::total 288612 # Table walker service (enqueue to completion) latency
system.cpu2.dtb.walker.walksPending::samples 644386966916 # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::mean 0.557890 # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::stdev 0.603276 # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::0-3 643756648416 99.90% 99.90% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::4-7 358289000 0.06% 99.96% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::8-11 119891000 0.02% 99.98% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::12-15 74898000 0.01% 99.99% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::16-19 28944500 0.00% 99.99% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::20-23 14290500 0.00% 99.99% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::24-27 13699500 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::28-31 16934500 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::32-35 3107500 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::36-39 253000 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::40-43 11000 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.dtb.walker.walksPending::total 644386966916 # Table walker pending requests distribution
system.cpu2.dtb.walker.walkPageSizes::4K 66692 85.67% 85.67% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::2M 11159 14.33% 100.00% # Table walker page sizes translated
system.cpu2.dtb.walker.walkPageSizes::total 77851 # Table walker page sizes translated
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data 641865 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total 641865 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data 77851 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total 77851 # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total 719716 # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits 0 # ITB inst hits
system.cpu2.dtb.inst_misses 0 # ITB inst misses
system.cpu2.dtb.read_hits 77755602 # DTB read hits
system.cpu2.dtb.read_misses 445998 # DTB read misses
system.cpu2.dtb.write_hits 59736492 # DTB write hits
system.cpu2.dtb.write_misses 195867 # DTB write misses
system.cpu2.dtb.flush_tlb 1279 # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid 14489 # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid 395 # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries 38251 # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults 105 # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults 6104 # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults 37697 # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses 78201600 # DTB read accesses
system.cpu2.dtb.write_accesses 59932359 # DTB write accesses
system.cpu2.dtb.inst_accesses 0 # ITB inst accesses
system.cpu2.dtb.hits 137492094 # DTB hits
system.cpu2.dtb.misses 641865 # DTB misses
system.cpu2.dtb.accesses 138133959 # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu2.itb.walker.walks 80363 # Table walker walks requested
system.cpu2.itb.walker.walksLong 80363 # Table walker walks initiated with long descriptors
system.cpu2.itb.walker.walksLongTerminationLevel::Level2 2481 # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksLongTerminationLevel::Level3 55642 # Level at which table walker walks with long descriptors terminate
system.cpu2.itb.walker.walksSquashedBefore 10291 # Table walks squashed before starting
system.cpu2.itb.walker.walkWaitTime::samples 70072 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::mean 1335.283708 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::stdev 8007.621087 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::0-32767 69580 99.30% 99.30% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::32768-65535 258 0.37% 99.67% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::65536-98303 168 0.24% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::98304-131071 29 0.04% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::131072-163839 18 0.03% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::163840-196607 7 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::196608-229375 5 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::229376-262143 2 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::262144-294911 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::294912-327679 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::360448-393215 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkWaitTime::total 70072 # Table walker wait (enqueue to first request) latency
system.cpu2.itb.walker.walkCompletionTime::samples 68414 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::mean 25615.416172 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::gmean 21446.317164 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::stdev 15929.809681 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::0-32767 60316 88.16% 88.16% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::32768-65535 7055 10.31% 98.48% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::65536-98303 610 0.89% 99.37% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::98304-131071 277 0.40% 99.77% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::131072-163839 68 0.10% 99.87% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::163840-196607 37 0.05% 99.93% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::196608-229375 13 0.02% 99.94% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::229376-262143 11 0.02% 99.96% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::262144-294911 6 0.01% 99.97% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::294912-327679 11 0.02% 99.99% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::327680-360447 7 0.01% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::360448-393215 2 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::393216-425983 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walkCompletionTime::total 68414 # Table walker service (enqueue to completion) latency
system.cpu2.itb.walker.walksPending::samples 468293315780 # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::mean 0.887572 # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::stdev 0.316276 # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::0 52695891356 11.25% 11.25% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::1 415558218424 88.74% 99.99% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::2 33808000 0.01% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::3 3984500 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::4 940500 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::5 404000 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::6 21500 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::7 47500 0.00% 100.00% # Table walker pending requests distribution
system.cpu2.itb.walker.walksPending::total 468293315780 # Table walker pending requests distribution
system.cpu2.itb.walker.walkPageSizes::4K 55642 95.73% 95.73% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::2M 2481 4.27% 100.00% # Table walker page sizes translated
system.cpu2.itb.walker.walkPageSizes::total 58123 # Table walker page sizes translated
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst 80363 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total 80363 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst 58123 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total 58123 # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total 138486 # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits 70281222 # ITB inst hits
system.cpu2.itb.inst_misses 80363 # ITB inst misses
system.cpu2.itb.read_hits 0 # DTB read hits
system.cpu2.itb.read_misses 0 # DTB read misses
system.cpu2.itb.write_hits 0 # DTB write hits
system.cpu2.itb.write_misses 0 # DTB write misses
system.cpu2.itb.flush_tlb 1279 # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid 14489 # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid 395 # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries 29841 # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults 147172 # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses 0 # DTB read accesses
system.cpu2.itb.write_accesses 0 # DTB write accesses
system.cpu2.itb.inst_accesses 70361585 # ITB inst accesses
system.cpu2.itb.hits 70281222 # DTB hits
system.cpu2.itb.misses 80363 # DTB misses
system.cpu2.itb.accesses 70361585 # DTB accesses
system.cpu2.numCycles 465003102 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles 180276648 # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts 431826640 # Number of instructions fetch has processed
system.cpu2.fetch.Branches 97203672 # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches 59575399 # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles 257301281 # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles 9838745 # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles 1858453 # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.MiscStallCycles 8409 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingDrainCycles 1979 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu2.fetch.PendingTrapStallCycles 3769521 # Number of stall cycles due to pending traps
system.cpu2.fetch.PendingQuiesceStallCycles 119476 # Number of stall cycles due to pending quiesce instructions
system.cpu2.fetch.IcacheWaitRetryStallCycles 4195 # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines 70111000 # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes 2676908 # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes 31653 # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples 448259178 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean 1.125687 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev 2.367693 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0 341932387 76.28% 76.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1 13442109 3.00% 79.28% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2 13673824 3.05% 82.33% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3 9898176 2.21% 84.54% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4 19945540 4.45% 88.99% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5 6633561 1.48% 90.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6 7181223 1.60% 92.07% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7 6340938 1.41% 93.48% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8 29211420 6.52% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total 448259178 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate 0.209039 # Number of branch fetches per cycle
system.cpu2.fetch.rate 0.928653 # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles 147221492 # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles 209051737 # Number of cycles decode is blocked
system.cpu2.decode.RunCycles 78610938 # Number of cycles decode is running
system.cpu2.decode.UnblockCycles 9453516 # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles 3919439 # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved 14421531 # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred 1013878 # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts 471467563 # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts 3120361 # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles 3919439 # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles 152659562 # Number of cycles rename is idle
system.cpu2.rename.BlockCycles 18224952 # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles 165892682 # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles 82476717 # Number of cycles rename is running
system.cpu2.rename.UnblockCycles 25083567 # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts 460107253 # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents 59923 # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents 1862817 # Number of times rename has blocked due to IQ full
system.cpu2.rename.LQFullEvents 1245864 # Number of times rename has blocked due to LQ full
system.cpu2.rename.SQFullEvents 11710592 # Number of times rename has blocked due to SQ full
system.cpu2.rename.FullRegisterEvents 3796 # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands 439693345 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 700325975 # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups 542687716 # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups 700561 # Number of floating rename lookups
system.cpu2.rename.CommittedMaps 367082877 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 72610468 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 9962331 # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts 8523572 # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts 52244758 # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads 74674759 # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores 62877107 # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads 9528051 # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores 10323504 # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded 437324992 # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded 9951593 # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued 435965427 # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued 606984 # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined 56598171 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined 39504404 # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved 237598 # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples 448259178 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean 0.972574 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev 1.684760 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0 279914977 62.44% 62.44% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1 68317821 15.24% 77.69% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2 32057682 7.15% 84.84% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3 22901153 5.11% 89.95% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4 17277675 3.85% 93.80% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5 11955785 2.67% 96.47% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6 7990147 1.78% 98.25% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7 4753228 1.06% 99.31% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8 3090710 0.69% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total 448259178 # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu 2208249 25.46% 25.46% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult 17979 0.21% 25.67% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv 1386 0.02% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc 1 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 25.68% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead 3543832 40.86% 66.55% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite 2901485 33.45% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu 294954302 67.66% 67.66% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult 1046783 0.24% 67.90% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv 49286 0.01% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd 204 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.91% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc 50291 0.01% 67.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 67.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.92% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.92% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead 79323839 18.19% 86.11% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite 60540722 13.89% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total 435965427 # Type of FU issued
system.cpu2.iq.rate 0.937554 # Inst issue rate
system.cpu2.iq.fu_busy_cnt 8672932 # FU busy when requested
system.cpu2.iq.fu_busy_rate 0.019894 # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads 1328634186 # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes 503978442 # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses 419353037 # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads 835762 # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes 397688 # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses 361980 # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses 444191291 # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses 447068 # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads 3425545 # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads 12352202 # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses 15972 # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation 509888 # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores 6626020 # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads 2713782 # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked 6189069 # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles 3919439 # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles 10963120 # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles 5851568 # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts 447374999 # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts 1338773 # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts 74674759 # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts 62877107 # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts 8331773 # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents 175433 # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents 5598830 # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents 509888 # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect 2010429 # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect 1729641 # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts 3740070 # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts 430866261 # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts 77742862 # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts 4466264 # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp 0 # number of swp insts executed
system.cpu2.iew.exec_nop 98414 # number of nop insts executed
system.cpu2.iew.exec_refs 137478821 # number of memory reference insts executed
system.cpu2.iew.exec_branches 79993995 # Number of branches executed
system.cpu2.iew.exec_stores 59735959 # Number of stores executed
system.cpu2.iew.exec_rate 0.926588 # Inst execution rate
system.cpu2.iew.wb_sent 420591447 # cumulative count of insts sent to commit
system.cpu2.iew.wb_count 419715017 # cumulative count of insts written-back
system.cpu2.iew.wb_producers 207428552 # num instructions producing a value
system.cpu2.iew.wb_consumers 360230847 # num instructions consuming a value
system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate 0.902607 # insts written-back per cycle
system.cpu2.iew.wb_fanout 0.575821 # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts 60870503 # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls 9713995 # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts 3359660 # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples 437963055 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean 0.882384 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev 1.879484 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0 298875540 68.24% 68.24% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1 66218430 15.12% 83.36% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2 24721461 5.64% 89.01% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3 11149325 2.55% 91.55% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4 8001884 1.83% 93.38% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5 4923567 1.12% 94.50% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6 4422174 1.01% 95.51% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7 3021510 0.69% 96.20% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8 16629164 3.80% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total 437963055 # Number of insts commited each cycle
system.cpu2.commit.committedInsts 329380138 # Number of instructions committed
system.cpu2.commit.committedOps 386451624 # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu2.commit.refs 118573644 # Number of memory references committed
system.cpu2.commit.loads 62322557 # Number of loads committed
system.cpu2.commit.membars 2596368 # Number of memory barriers committed
system.cpu2.commit.branches 73601182 # Number of branches committed
system.cpu2.commit.fp_insts 348235 # Number of committed floating point instructions.
system.cpu2.commit.int_insts 355043998 # Number of committed integer instructions.
system.cpu2.commit.function_calls 9589619 # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu 267002089 69.09% 69.09% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult 796041 0.21% 69.30% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv 36743 0.01% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv 0 0.00% 69.31% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc 43107 0.01% 69.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult 0 0.00% 69.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.32% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.32% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead 62322557 16.13% 85.44% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite 56251087 14.56% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total 386451624 # Class of committed instruction
system.cpu2.commit.bw_lim_events 16629164 # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads 866035132 # The number of ROB reads
system.cpu2.rob.rob_writes 904953656 # The number of ROB writes
system.cpu2.timesIdled 2976137 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 16743924 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles 99448354933 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 329380138 # Number of Instructions Simulated
system.cpu2.committedOps 386451624 # Number of Ops (including micro ops) Simulated
system.cpu2.cpi 1.411752 # CPI: Cycles Per Instruction
system.cpu2.cpi_total 1.411752 # CPI: Total CPI of All Threads
system.cpu2.ipc 0.708340 # IPC: Instructions Per Cycle
system.cpu2.ipc_total 0.708340 # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads 506713870 # number of integer regfile reads
system.cpu2.int_regfile_writes 300217827 # number of integer regfile writes
system.cpu2.fp_regfile_reads 684649 # number of floating regfile reads
system.cpu2.fp_regfile_writes 429068 # number of floating regfile writes
system.cpu2.cc_regfile_reads 91867416 # number of cc regfile reads
system.cpu2.cc_regfile_writes 92641749 # number of cc regfile writes
system.cpu2.misc_regfile_reads 1672272175 # number of misc regfile reads
system.cpu2.misc_regfile_writes 9817116 # number of misc regfile writes
system.iobus.trans_dist::ReadReq 40335 # Transaction distribution
system.iobus.trans_dist::ReadResp 40335 # Transaction distribution
system.iobus.trans_dist::WriteReq 136665 # Transaction distribution
system.iobus.trans_dist::WriteResp 30001 # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp 106664 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 48070 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 122952 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230968 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 230968 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 354000 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 48090 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 156082 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334304 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 7334304 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 7492472 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 13687000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 5000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 7449000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 33000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 16992000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 30000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 331631076 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 38629000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 36767371 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer4.occupancy 144000 # Layer occupancy (ticks)
system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 115465 # number of replacements
system.iocache.tags.tagsinuse 10.417241 # Cycle average of tags in use
system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 115481 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 13085934181009 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ethernet 3.549977 # Average occupied blocks per requestor
system.iocache.tags.occ_blocks::realview.ide 6.867264 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ethernet 0.221874 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::realview.ide 0.429204 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.651078 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 1039713 # Number of tag accesses
system.iocache.tags.data_accesses 1039713 # Number of data accesses
system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
system.iocache.ReadReq_misses::realview.ide 8820 # number of ReadReq misses
system.iocache.ReadReq_misses::total 8857 # number of ReadReq misses
system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide 106664 # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total 106664 # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
system.iocache.demand_misses::realview.ide 8820 # number of demand (read+write) misses
system.iocache.demand_misses::total 8860 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
system.iocache.overall_misses::realview.ide 8820 # number of overall misses
system.iocache.overall_misses::total 8860 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ethernet 2752000 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::realview.ide 78330160 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 81082160 # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::realview.ide 9376503545 # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total 9376503545 # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::realview.ethernet 2752000 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::realview.ide 78330160 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 81082160 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ethernet 2752000 # number of overall miss cycles
system.iocache.overall_miss_latency::realview.ide 78330160 # number of overall miss cycles
system.iocache.overall_miss_latency::total 81082160 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::realview.ide 8820 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 8857 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide 106664 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total 106664 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
system.iocache.demand_accesses::realview.ide 8820 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 8860 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
system.iocache.overall_accesses::realview.ide 8820 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 8860 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide 1 # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total 1 # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ethernet 74378.378378 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::realview.ide 8880.970522 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 9154.585074 # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 87906.918407 # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 87906.918407 # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::realview.ethernet 68800 # average overall miss latency
system.iocache.demand_avg_miss_latency::realview.ide 8880.970522 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 9151.485327 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ethernet 68800 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 8880.970522 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 9151.485327 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 58174 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 7340 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 7.925613 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 106630 # number of writebacks
system.iocache.writebacks::total 106630 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ethernet 16 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::realview.ide 459 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 475 # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide 34504 # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total 34504 # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ethernet 16 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::realview.ide 459 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 475 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ethernet 16 # number of overall MSHR misses
system.iocache.overall_mshr_misses::realview.ide 459 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 475 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 1920000 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::realview.ide 54458660 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 56378660 # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 7582053787 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total 7582053787 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ethernet 1920000 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 54458660 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 56378660 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ethernet 1920000 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 54458660 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 56378660 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 0.432432 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::realview.ide 0.052041 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 0.053630 # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide 0.323483 # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total 0.323483 # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ethernet 0.400000 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::realview.ide 0.052041 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 0.053612 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ethernet 0.400000 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::realview.ide 0.052041 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 0.053612 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 120000 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 118646.318083 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 118691.915789 # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 219744.197397 # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 219744.197397 # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 120000 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 118646.318083 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 118691.915789 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 120000 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 118646.318083 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 118691.915789 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.tags.replacements 1296056 # number of replacements
system.l2c.tags.tagsinuse 65324.265743 # Cycle average of tags in use
system.l2c.tags.total_refs 28829950 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 1358778 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 21.217557 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 395986000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 37285.924880 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 168.149057 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 240.751709 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 3675.446789 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 8312.608354 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 50.722331 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.itb.walker 75.631311 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 1066.604817 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 3135.281683 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 117.351685 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.itb.walker 183.998379 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 2140.151911 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 8871.642837 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.568938 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.002566 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.003674 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.056083 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.126840 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.000774 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.itb.walker 0.001154 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.016275 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.047841 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.001791 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.itb.walker 0.002808 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.032656 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.135371 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.996769 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 311 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 62411 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::2 1 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 310 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 160 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 564 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2760 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 4926 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 54001 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.004745 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.952316 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 273473120 # Number of tag accesses
system.l2c.tags.data_accesses 273473120 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 199000 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 127150 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 6565279 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 3138242 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 69576 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 49228 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 2053777 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 983926 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 389952 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 151346 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.inst 5813280 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.data 2472232 # number of ReadReq hits
system.l2c.ReadReq_hits::total 22012988 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 7876656 # number of Writeback hits
system.l2c.Writeback_hits::total 7876656 # number of Writeback hits
system.l2c.WriteInvalidateReq_hits::cpu0.data 347388 # number of WriteInvalidateReq hits
system.l2c.WriteInvalidateReq_hits::cpu1.data 111332 # number of WriteInvalidateReq hits
system.l2c.WriteInvalidateReq_hits::cpu2.data 265723 # number of WriteInvalidateReq hits
system.l2c.WriteInvalidateReq_hits::total 724443 # number of WriteInvalidateReq hits
system.l2c.UpgradeReq_hits::cpu0.data 4844 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 1532 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 3474 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 9850 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu2.data 3 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 3 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 804234 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 251858 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 549088 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 1605180 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 199000 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 127150 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 6565279 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 3942476 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 69576 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 49228 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 2053777 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 1235784 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 389952 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 151346 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 5813280 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 3021320 # number of demand (read+write) hits
system.l2c.demand_hits::total 23618168 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 199000 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 127150 # number of overall hits
system.l2c.overall_hits::cpu0.inst 6565279 # number of overall hits
system.l2c.overall_hits::cpu0.data 3942476 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 69576 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 49228 # number of overall hits
system.l2c.overall_hits::cpu1.inst 2053777 # number of overall hits
system.l2c.overall_hits::cpu1.data 1235784 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 389952 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 151346 # number of overall hits
system.l2c.overall_hits::cpu2.inst 5813280 # number of overall hits
system.l2c.overall_hits::cpu2.data 3021320 # number of overall hits
system.l2c.overall_hits::total 23618168 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 2029 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 1956 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 42691 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 134898 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 540 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker 467 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 12682 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 37643 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 1489 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.itb.walker 1413 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.inst 33897 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.data 109098 # number of ReadReq misses
system.l2c.ReadReq_misses::total 378803 # number of ReadReq misses
system.l2c.WriteInvalidateReq_misses::cpu0.data 404003 # number of WriteInvalidateReq misses
system.l2c.WriteInvalidateReq_misses::cpu1.data 30463 # number of WriteInvalidateReq misses
system.l2c.WriteInvalidateReq_misses::cpu2.data 72816 # number of WriteInvalidateReq misses
system.l2c.WriteInvalidateReq_misses::total 507282 # number of WriteInvalidateReq misses
system.l2c.UpgradeReq_misses::cpu0.data 17431 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 5541 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 12769 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 35741 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu0.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 2 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu2.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 4 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 256024 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 77323 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 168936 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 502283 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 2029 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 1956 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 42691 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 390922 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 540 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker 467 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 12682 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 114966 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 1489 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.itb.walker 1413 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 33897 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 278034 # number of demand (read+write) misses
system.l2c.demand_misses::total 881086 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 2029 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 1956 # number of overall misses
system.l2c.overall_misses::cpu0.inst 42691 # number of overall misses
system.l2c.overall_misses::cpu0.data 390922 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 540 # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker 467 # number of overall misses
system.l2c.overall_misses::cpu1.inst 12682 # number of overall misses
system.l2c.overall_misses::cpu1.data 114966 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 1489 # number of overall misses
system.l2c.overall_misses::cpu2.itb.walker 1413 # number of overall misses
system.l2c.overall_misses::cpu2.inst 33897 # number of overall misses
system.l2c.overall_misses::cpu2.data 278034 # number of overall misses
system.l2c.overall_misses::total 881086 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 42872750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker 37951500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 933873500 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 2861563000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 118320496 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.itb.walker 114835749 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.inst 2671771250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.data 9419729454 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 16200917699 # number of ReadReq miss cycles
system.l2c.WriteInvalidateReq_miss_latency::cpu1.data 46498 # number of WriteInvalidateReq miss cycles
system.l2c.WriteInvalidateReq_miss_latency::cpu2.data 719469 # number of WriteInvalidateReq miss cycles
system.l2c.WriteInvalidateReq_miss_latency::total 765967 # number of WriteInvalidateReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 64020248 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 151807971 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 215828219 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 144500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 144500 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 5737082423 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 16065175620 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 21802258043 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 42872750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker 37951500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 933873500 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 8598645423 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 118320496 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.itb.walker 114835749 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 2671771250 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 25484905074 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 38003175742 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 42872750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker 37951500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 933873500 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 8598645423 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 118320496 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.itb.walker 114835749 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 2671771250 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 25484905074 # number of overall miss cycles
system.l2c.overall_miss_latency::total 38003175742 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 201029 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 129106 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 6607970 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 3273140 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 70116 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 49695 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 2066459 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 1021569 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 391441 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 152759 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.inst 5847177 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.data 2581330 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 22391791 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 7876656 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 7876656 # number of Writeback accesses(hits+misses)
system.l2c.WriteInvalidateReq_accesses::cpu0.data 751391 # number of WriteInvalidateReq accesses(hits+misses)
system.l2c.WriteInvalidateReq_accesses::cpu1.data 141795 # number of WriteInvalidateReq accesses(hits+misses)
system.l2c.WriteInvalidateReq_accesses::cpu2.data 338539 # number of WriteInvalidateReq accesses(hits+misses)
system.l2c.WriteInvalidateReq_accesses::total 1231725 # number of WriteInvalidateReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 22275 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 7073 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 16243 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 45591 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 1 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 2 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu2.data 4 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 7 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 1060258 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 329181 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 718024 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 2107463 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 201029 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 129106 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 6607970 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 4333398 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 70116 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 49695 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 2066459 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 1350750 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 391441 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 152759 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 5847177 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 3299354 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 24499254 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 201029 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 129106 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 6607970 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 4333398 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 70116 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 49695 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 2066459 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 1350750 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 391441 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 152759 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 5847177 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 3299354 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 24499254 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.010093 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.015150 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.006461 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.041214 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.007702 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.009397 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.006137 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.036848 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.003804 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.itb.walker 0.009250 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.inst 0.005797 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.data 0.042264 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.016917 # miss rate for ReadReq accesses
system.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.537673 # miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.214838 # miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_miss_rate::cpu2.data 0.215089 # miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_miss_rate::total 0.411847 # miss rate for WriteInvalidateReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.782536 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.783402 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.786123 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.783949 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu0.data 1 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 1 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu2.data 0.250000 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.571429 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.241473 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.234895 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.235279 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.238335 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.010093 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.015150 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.006461 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.090211 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.007702 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker 0.009397 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.006137 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.085113 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.003804 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.itb.walker 0.009250 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.005797 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.084269 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.035964 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.010093 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.015150 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.006461 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.090211 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.007702 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker 0.009397 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.006137 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.085113 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.003804 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.itb.walker 0.009250 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.005797 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.084269 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.035964 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 79393.981481 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 81266.595289 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 73637.714871 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 76018.462928 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 79463.059772 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.itb.walker 81270.876858 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.inst 78820.286456 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.data 86341.907771 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 42768.715398 # average ReadReq miss latency
system.l2c.WriteInvalidateReq_avg_miss_latency::cpu1.data 1.526376 # average WriteInvalidateReq miss latency
system.l2c.WriteInvalidateReq_avg_miss_latency::cpu2.data 9.880644 # average WriteInvalidateReq miss latency
system.l2c.WriteInvalidateReq_avg_miss_latency::total 1.509943 # average WriteInvalidateReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 11553.915900 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 11888.790900 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 6038.673204 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 72250 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 36125 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 74196.324806 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 95096.223540 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 43406.322816 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 79393.981481 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 81266.595289 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 73637.714871 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 74792.942461 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 79463.059772 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.itb.walker 81270.876858 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 78820.286456 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 91661.110058 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 43132.197926 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 79393.981481 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 81266.595289 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 73637.714871 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 74792.942461 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 79463.059772 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.itb.walker 81270.876858 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 78820.286456 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 91661.110058 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 43132.197926 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 1098143 # number of writebacks
system.l2c.writebacks::total 1098143 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu2.dtb.walker 10 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu2.itb.walker 18 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu2.data 4 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 32 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.dtb.walker 10 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.itb.walker 18 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu2.data 4 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 32 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.dtb.walker 10 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.itb.walker 18 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu2.data 4 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 32 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 540 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 467 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 12682 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 37643 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 1479 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.itb.walker 1395 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.inst 33897 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.data 109094 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 197197 # number of ReadReq MSHR misses
system.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 30463 # number of WriteInvalidateReq MSHR misses
system.l2c.WriteInvalidateReq_mshr_misses::cpu2.data 72816 # number of WriteInvalidateReq MSHR misses
system.l2c.WriteInvalidateReq_mshr_misses::total 103279 # number of WriteInvalidateReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 5541 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 12769 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 18310 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 2 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu2.data 1 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 3 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 77323 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 168936 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 246259 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 540 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker 467 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 12682 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 114966 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 1479 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.itb.walker 1395 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 33897 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 278030 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 443456 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 540 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker 467 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 12682 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 114966 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 1479 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.itb.walker 1395 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 33897 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 278030 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 443456 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 36126250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 32115000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 772955000 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 2388239500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 99058496 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.itb.walker 96418749 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 2247455250 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.data 8064803454 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 13737171699 # number of ReadReq MSHR miss cycles
system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 623178002 # number of WriteInvalidateReq MSHR miss cycles
system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu2.data 1961937066 # number of WriteInvalidateReq MSHR miss cycles
system.l2c.WriteInvalidateReq_mshr_miss_latency::total 2585115068 # number of WriteInvalidateReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 55415541 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 127748768 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 183164309 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 120500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu2.data 10001 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 130501 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 4745725577 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 13959138378 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 18704863955 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 36126250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 32115000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 772955000 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 7133965077 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 99058496 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.itb.walker 96418749 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 2247455250 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 22023941832 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 32442035654 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 36126250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 32115000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 772955000 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 7133965077 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 99058496 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.itb.walker 96418749 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 2247455250 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 22023941832 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 32442035654 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 815320500 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 1324756000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 2140076500 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 741768000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 1356119999 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 2097887999 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 1557088500 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 2680875999 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 4237964499 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.007702 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.009397 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.006137 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.036848 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.003778 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.itb.walker 0.009132 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.005797 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.042263 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.008807 # mshr miss rate for ReadReq accesses
system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.214838 # mshr miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu2.data 0.215089 # mshr miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.083849 # mshr miss rate for WriteInvalidateReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.783402 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.786123 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.401614 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 1 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu2.data 0.250000 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.428571 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.234895 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.235279 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.116851 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.007702 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.009397 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.006137 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.085113 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.003778 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.itb.walker 0.009132 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.005797 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.084268 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.018101 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.007702 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.009397 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.006137 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.085113 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.003778 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.itb.walker 0.009132 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.005797 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.084268 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.018101 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 66900.462963 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 68768.736617 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 60948.982810 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 63444.451824 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 66976.670723 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.itb.walker 69117.382796 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 66302.482521 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 73925.270446 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 69662.173862 # average ReadReq mshr miss latency
system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 20456.882185 # average WriteInvalidateReq mshr miss latency
system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu2.data 26943.763266 # average WriteInvalidateReq mshr miss latency
system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 25030.403741 # average WriteInvalidateReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10001 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10004.602396 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10003.512234 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 60250 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 10001 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 43500.333333 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 61375.342097 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 82629.743678 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 75956.062337 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 66900.462963 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 68768.736617 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 60948.982810 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 62052.824983 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 66976.670723 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.itb.walker 69117.382796 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 66302.482521 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 79214.264043 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 73157.282017 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 66900.462963 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 68768.736617 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 60948.982810 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 62052.824983 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 66976.670723 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.itb.walker 69117.382796 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 66302.482521 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 79214.264043 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 73157.282017 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 464425 # Transaction distribution
system.membus.trans_dist::ReadResp 464425 # Transaction distribution
system.membus.trans_dist::WriteReq 33772 # Transaction distribution
system.membus.trans_dist::WriteResp 33772 # Transaction distribution
system.membus.trans_dist::Writeback 1204773 # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq 613884 # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp 613884 # Transaction distribution
system.membus.trans_dist::UpgradeReq 36393 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 4 # Transaction distribution
system.membus.trans_dist::UpgradeResp 36397 # Transaction distribution
system.membus.trans_dist::ReadExReq 501696 # Transaction distribution
system.membus.trans_dist::ReadExResp 501696 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 122952 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 58 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 6750 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4037435 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 4167195 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 337326 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 337326 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4504521 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 156082 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 132 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 13500 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 159270496 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 159440210 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14195136 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 14195136 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 173635346 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 600 # Total snoops (count)
system.membus.snoop_fanout::samples 2744389 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 2744389 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 2744389 # Request fanout histogram
system.membus.reqLayer0.occupancy 42480999 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 1323000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 6141947499 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 4337026701 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 38901629 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.realview.ethernet.txBytes 966 # Bytes Transmitted
system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.totBandwidth 151 # Total Bandwidth (bits/s)
system.realview.ethernet.totPackets 3 # Total Packets
system.realview.ethernet.totBytes 966 # Total Bytes
system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
system.realview.ethernet.txBandwidth 151 # Transmit Bandwidth (bits/s)
system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 18 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.toL2Bus.trans_dist::ReadReq 22911195 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 22910936 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 33772 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 33772 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 7876656 # Transaction distribution
system.toL2Bus.trans_dist::WriteInvalidateReq 1266229 # Transaction distribution
system.toL2Bus.trans_dist::WriteInvalidateResp 1231725 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 45591 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 7 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 45598 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 2107463 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 2107463 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 29129582 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 28533410 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 850957 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 1760816 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 60274765 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 929555284 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1158084670 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 3113192 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 6291728 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 2097044874 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 377016 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 34216462 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 5.003376 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.058008 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::5 34100938 99.66% 99.66% # Request fanout histogram
system.toL2Bus.snoop_fanout::6 115524 0.34% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 34216462 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 26470973727 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 972000 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 35634626823 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 21264279204 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 276240027 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 654460701 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|