1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
1676
1677
1678
1679
1680
1681
1682
1683
1684
1685
1686
1687
1688
1689
1690
1691
1692
1693
1694
1695
1696
1697
1698
1699
1700
1701
1702
1703
1704
1705
1706
1707
1708
1709
1710
1711
1712
1713
1714
1715
1716
1717
1718
1719
1720
1721
1722
1723
1724
1725
1726
1727
1728
1729
1730
1731
1732
1733
1734
1735
1736
1737
1738
1739
1740
1741
1742
1743
1744
1745
1746
1747
1748
1749
1750
1751
1752
1753
1754
1755
1756
1757
1758
1759
1760
1761
1762
1763
1764
1765
1766
1767
1768
1769
1770
1771
1772
1773
1774
1775
1776
1777
1778
1779
1780
1781
1782
1783
1784
1785
1786
1787
1788
1789
1790
1791
1792
1793
1794
1795
1796
1797
1798
1799
1800
1801
1802
1803
1804
1805
1806
1807
1808
1809
1810
1811
1812
1813
1814
1815
1816
1817
1818
1819
1820
1821
1822
1823
1824
1825
1826
1827
1828
1829
1830
1831
1832
1833
1834
1835
1836
1837
1838
1839
1840
1841
1842
1843
1844
1845
1846
1847
1848
1849
1850
1851
1852
1853
1854
1855
1856
1857
1858
1859
1860
1861
1862
1863
1864
1865
1866
1867
1868
1869
1870
1871
1872
1873
1874
1875
1876
1877
1878
1879
1880
1881
1882
1883
1884
1885
1886
1887
1888
1889
1890
1891
1892
1893
1894
1895
1896
1897
1898
1899
1900
1901
1902
1903
1904
1905
1906
1907
1908
1909
1910
1911
1912
1913
1914
1915
1916
1917
1918
1919
1920
1921
1922
1923
1924
1925
1926
1927
1928
1929
1930
1931
1932
1933
1934
1935
1936
1937
1938
1939
1940
1941
1942
1943
1944
1945
1946
1947
1948
1949
1950
1951
1952
1953
1954
1955
1956
1957
1958
1959
1960
1961
1962
1963
1964
1965
1966
1967
1968
1969
1970
1971
1972
1973
1974
1975
1976
1977
1978
1979
1980
1981
1982
1983
1984
1985
1986
1987
1988
1989
1990
1991
1992
1993
1994
1995
1996
1997
1998
1999
2000
2001
2002
2003
2004
2005
2006
2007
2008
2009
2010
2011
2012
2013
2014
2015
2016
2017
2018
2019
2020
2021
2022
2023
2024
2025
2026
2027
2028
2029
2030
2031
2032
2033
2034
2035
2036
2037
2038
2039
2040
2041
2042
2043
2044
2045
2046
2047
2048
2049
2050
2051
2052
2053
2054
2055
2056
2057
2058
2059
2060
2061
2062
2063
2064
2065
2066
2067
2068
2069
2070
2071
2072
2073
2074
2075
2076
2077
2078
2079
2080
2081
2082
2083
2084
2085
2086
2087
2088
2089
2090
2091
2092
2093
2094
2095
2096
2097
2098
2099
2100
2101
2102
2103
2104
2105
2106
2107
2108
2109
2110
2111
2112
2113
2114
2115
2116
2117
2118
2119
2120
2121
2122
2123
2124
2125
2126
2127
2128
2129
2130
2131
2132
2133
2134
2135
2136
2137
2138
2139
2140
2141
2142
2143
2144
2145
2146
2147
2148
2149
2150
2151
2152
2153
2154
2155
2156
2157
2158
2159
2160
2161
2162
2163
2164
2165
2166
2167
2168
2169
2170
2171
2172
2173
2174
2175
2176
2177
2178
2179
2180
2181
2182
2183
2184
2185
2186
2187
2188
2189
2190
2191
2192
2193
2194
2195
2196
2197
2198
2199
2200
2201
2202
2203
2204
2205
2206
2207
2208
2209
2210
2211
2212
2213
2214
2215
2216
2217
2218
2219
2220
2221
2222
2223
2224
2225
2226
2227
2228
2229
2230
2231
2232
2233
2234
2235
2236
2237
2238
2239
2240
2241
2242
2243
2244
2245
2246
2247
2248
2249
2250
2251
2252
2253
2254
2255
2256
2257
2258
2259
2260
2261
2262
2263
2264
2265
2266
2267
2268
2269
2270
2271
2272
2273
2274
2275
2276
2277
2278
2279
2280
2281
2282
2283
2284
2285
2286
2287
2288
2289
2290
2291
2292
2293
2294
2295
2296
2297
2298
2299
2300
2301
2302
2303
2304
2305
2306
2307
2308
2309
2310
2311
2312
2313
2314
2315
2316
2317
2318
2319
2320
2321
2322
2323
2324
2325
2326
2327
2328
2329
2330
2331
2332
2333
2334
2335
2336
2337
2338
2339
2340
2341
2342
2343
2344
2345
2346
2347
2348
2349
2350
2351
2352
2353
2354
2355
2356
2357
2358
2359
2360
2361
2362
2363
2364
2365
2366
2367
2368
2369
2370
2371
2372
2373
2374
2375
2376
2377
2378
2379
2380
2381
2382
2383
2384
2385
2386
2387
2388
2389
2390
2391
2392
2393
2394
2395
2396
2397
2398
2399
2400
2401
2402
2403
2404
2405
2406
2407
2408
2409
2410
2411
2412
2413
2414
2415
2416
2417
2418
2419
2420
2421
2422
2423
2424
2425
2426
2427
2428
2429
2430
2431
2432
2433
2434
2435
2436
2437
2438
2439
2440
2441
2442
2443
2444
2445
2446
2447
2448
2449
2450
2451
2452
2453
2454
2455
2456
2457
2458
2459
2460
2461
2462
2463
2464
2465
2466
2467
2468
2469
2470
2471
2472
2473
2474
2475
2476
2477
2478
2479
2480
2481
2482
2483
2484
2485
2486
2487
2488
2489
2490
2491
2492
2493
2494
2495
2496
2497
2498
2499
2500
2501
2502
2503
2504
2505
2506
2507
2508
2509
2510
2511
2512
2513
2514
2515
2516
2517
2518
2519
2520
2521
2522
2523
2524
2525
2526
2527
2528
2529
2530
2531
2532
2533
2534
2535
2536
2537
2538
2539
2540
2541
2542
2543
2544
2545
2546
2547
2548
2549
2550
2551
2552
2553
2554
2555
2556
2557
2558
2559
2560
2561
2562
2563
2564
2565
2566
2567
2568
2569
2570
2571
2572
2573
2574
2575
2576
2577
2578
2579
2580
2581
2582
2583
2584
2585
2586
2587
2588
2589
2590
2591
2592
2593
2594
2595
2596
2597
2598
2599
2600
2601
2602
2603
2604
2605
2606
2607
2608
2609
2610
2611
2612
2613
2614
2615
2616
2617
2618
2619
2620
2621
2622
2623
2624
2625
2626
2627
2628
2629
2630
2631
2632
2633
2634
2635
2636
2637
2638
2639
2640
2641
2642
2643
2644
2645
2646
2647
2648
2649
2650
2651
2652
2653
2654
2655
2656
2657
2658
2659
2660
2661
2662
2663
2664
2665
2666
2667
2668
2669
2670
2671
2672
2673
2674
2675
2676
2677
2678
2679
2680
2681
2682
2683
2684
2685
2686
2687
2688
2689
2690
2691
2692
2693
2694
2695
2696
2697
2698
2699
2700
2701
2702
2703
2704
2705
2706
2707
2708
2709
2710
2711
2712
2713
2714
2715
2716
2717
2718
2719
2720
2721
2722
2723
2724
2725
2726
2727
2728
2729
2730
2731
2732
2733
2734
2735
2736
2737
2738
2739
2740
2741
2742
2743
2744
2745
2746
2747
2748
2749
2750
2751
2752
2753
2754
2755
2756
2757
2758
2759
2760
2761
2762
2763
2764
2765
2766
2767
2768
2769
2770
2771
|
---------- Begin Simulation Statistics ----------
sim_seconds 51.358448 # Number of seconds simulated
sim_ticks 51358448410500 # Number of ticks simulated
final_tick 51358448410500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 129809 # Simulator instruction rate (inst/s)
host_op_rate 152542 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 7366025588 # Simulator tick rate (ticks/s)
host_mem_usage 732256 # Number of bytes of host memory used
host_seconds 6972.34 # Real time elapsed on the host
sim_insts 905073903 # Number of instructions simulated
sim_ops 1063573170 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu0.dtb.walker 167040 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 151040 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 3952000 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 28582936 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.dtb.walker 161216 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.itb.walker 144320 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 3546944 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 27869040 # Number of bytes read from this memory
system.physmem.bytes_read::realview.ide 401920 # Number of bytes read from this memory
system.physmem.bytes_read::total 64976456 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 3952000 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 3546944 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 7498944 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 83152960 # Number of bytes written to this memory
system.physmem.bytes_written::cpu0.data 20580 # Number of bytes written to this memory
system.physmem.bytes_written::total 83173540 # Number of bytes written to this memory
system.physmem.num_reads::cpu0.dtb.walker 2610 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 2360 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 61750 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 446616 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.dtb.walker 2519 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.itb.walker 2255 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 55421 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 435459 # Number of read requests responded to by this memory
system.physmem.num_reads::realview.ide 6280 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1015270 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 1299265 # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data 2573 # Number of write requests responded to by this memory
system.physmem.num_writes::total 1301838 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu0.dtb.walker 3252 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 2941 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 76949 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 556538 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.dtb.walker 3139 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.itb.walker 2810 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 69063 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 542638 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::realview.ide 7826 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 1265156 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 76949 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 69063 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 146012 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1619071 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu0.data 401 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1619471 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1619071 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.dtb.walker 3252 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 2941 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 76949 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 556939 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.dtb.walker 3139 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.itb.walker 2810 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 69063 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 542638 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::realview.ide 7826 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 2884628 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 1015270 # Number of read requests accepted
system.physmem.writeReqs 1929008 # Number of write requests accepted
system.physmem.readBursts 1015270 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 1929008 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 64941248 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 36032 # Total number of bytes read from write queue
system.physmem.bytesWritten 123000896 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 64976456 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 123312420 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 563 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 7116 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 37405 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 61592 # Per bank write bursts
system.physmem.perBankRdBursts::1 63105 # Per bank write bursts
system.physmem.perBankRdBursts::2 59504 # Per bank write bursts
system.physmem.perBankRdBursts::3 58627 # Per bank write bursts
system.physmem.perBankRdBursts::4 63182 # Per bank write bursts
system.physmem.perBankRdBursts::5 72471 # Per bank write bursts
system.physmem.perBankRdBursts::6 63664 # Per bank write bursts
system.physmem.perBankRdBursts::7 61386 # Per bank write bursts
system.physmem.perBankRdBursts::8 55404 # Per bank write bursts
system.physmem.perBankRdBursts::9 84358 # Per bank write bursts
system.physmem.perBankRdBursts::10 61903 # Per bank write bursts
system.physmem.perBankRdBursts::11 68457 # Per bank write bursts
system.physmem.perBankRdBursts::12 58658 # Per bank write bursts
system.physmem.perBankRdBursts::13 64087 # Per bank write bursts
system.physmem.perBankRdBursts::14 58698 # Per bank write bursts
system.physmem.perBankRdBursts::15 59611 # Per bank write bursts
system.physmem.perBankWrBursts::0 118843 # Per bank write bursts
system.physmem.perBankWrBursts::1 118980 # Per bank write bursts
system.physmem.perBankWrBursts::2 119959 # Per bank write bursts
system.physmem.perBankWrBursts::3 120276 # Per bank write bursts
system.physmem.perBankWrBursts::4 119980 # Per bank write bursts
system.physmem.perBankWrBursts::5 124689 # Per bank write bursts
system.physmem.perBankWrBursts::6 121042 # Per bank write bursts
system.physmem.perBankWrBursts::7 120315 # Per bank write bursts
system.physmem.perBankWrBursts::8 116178 # Per bank write bursts
system.physmem.perBankWrBursts::9 121715 # Per bank write bursts
system.physmem.perBankWrBursts::10 120153 # Per bank write bursts
system.physmem.perBankWrBursts::11 124890 # Per bank write bursts
system.physmem.perBankWrBursts::12 118317 # Per bank write bursts
system.physmem.perBankWrBursts::13 123673 # Per bank write bursts
system.physmem.perBankWrBursts::14 117041 # Per bank write bursts
system.physmem.perBankWrBursts::15 115838 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 47 # Number of times write queue was full causing retry
system.physmem.totGap 51358447292000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 13 # Read request sizes (log2)
system.physmem.readPktSize::4 2 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 1015255 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 1 # Write request sizes (log2)
system.physmem.writePktSize::3 2572 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 1926435 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 609091 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 267826 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 93793 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 40314 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 1010 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 457 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 411 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 328 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 239 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 161 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 149 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 144 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 126 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 115 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 108 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 108 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 99 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 98 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 67 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 52 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 6 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 816 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 760 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 758 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 754 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 752 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 751 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 751 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 753 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 751 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 749 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 747 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 745 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 748 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 755 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 752 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 38881 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 70996 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 81306 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 95128 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 107299 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 121019 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 120126 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 130475 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 126860 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 138884 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 129040 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 115411 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 107895 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 107384 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 92996 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 90709 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 88958 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 85252 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 5055 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 4246 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 3661 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 3587 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 3304 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 3180 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 3015 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 3084 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 2834 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 2755 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 2645 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 2574 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 2395 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 2347 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 2185 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 2183 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 1979 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 1838 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 1672 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 1507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 1241 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 1063 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 861 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 733 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 589 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 467 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 337 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 234 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 144 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 103 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 113 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 633988 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 296.443718 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 168.837628 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 334.480307 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 262069 41.34% 41.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 150940 23.81% 65.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 56528 8.92% 74.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 28800 4.54% 78.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 20482 3.23% 81.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 13112 2.07% 83.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 10788 1.70% 85.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 9843 1.55% 87.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 81426 12.84% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 633988 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 79397 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 12.779954 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 57.830581 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-511 79390 99.99% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::512-1023 3 0.00% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-1535 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-2559 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::10240-10751 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::11776-12287 1 0.00% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 79397 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 79397 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 24.206066 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 21.327441 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 16.891492 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::0-3 78 0.10% 0.10% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::4-7 11 0.01% 0.11% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::8-11 8 0.01% 0.12% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::12-15 74 0.09% 0.22% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 53395 67.25% 67.47% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 2838 3.57% 71.04% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 719 0.91% 71.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 6583 8.29% 80.24% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 7477 9.42% 89.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 1320 1.66% 91.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 1452 1.83% 93.15% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 838 1.06% 94.20% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 841 1.06% 95.26% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 314 0.40% 95.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 349 0.44% 96.10% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 180 0.23% 96.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 342 0.43% 96.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 280 0.35% 97.11% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 234 0.29% 97.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 238 0.30% 97.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 362 0.46% 98.16% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87 134 0.17% 98.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91 99 0.12% 98.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95 90 0.11% 98.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99 295 0.37% 98.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 94 0.12% 99.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107 72 0.09% 99.14% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111 132 0.17% 99.31% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-115 106 0.13% 99.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::116-119 42 0.05% 99.50% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-123 41 0.05% 99.55% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::124-127 32 0.04% 99.59% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 104 0.13% 99.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135 22 0.03% 99.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-139 10 0.01% 99.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143 15 0.02% 99.78% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-147 22 0.03% 99.81% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::148-151 21 0.03% 99.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::152-155 15 0.02% 99.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159 11 0.01% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-163 20 0.03% 99.89% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::164-167 17 0.02% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-171 9 0.01% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::172-175 4 0.01% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179 9 0.01% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::180-183 7 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::184-187 5 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::188-191 5 0.01% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::192-195 3 0.00% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::196-199 3 0.00% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::200-203 2 0.00% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-211 6 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::212-215 2 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-219 3 0.00% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::220-223 3 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-227 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::228-231 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::236-239 2 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::240-243 1 0.00% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::244-247 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::248-251 2 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::252-255 1 0.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 79397 # Writes before turning the bus around for reads
system.physmem.totQLat 27026112263 # Total ticks spent queuing
system.physmem.totMemAccLat 46051868513 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 5073535000 # Total ticks spent in databus transfers
system.physmem.avgQLat 26634.40 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 45384.40 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 1.26 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 2.39 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 1.27 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.40 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.03 # Data bus utilization in percentage
system.physmem.busUtilRead 0.01 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.08 # Average read queue length when enqueuing
system.physmem.avgWrQLen 10.31 # Average write queue length when enqueuing
system.physmem.readRowHits 781715 # Number of row buffer hits during reads
system.physmem.writeRowHits 1520891 # Number of row buffer hits during writes
system.physmem.readRowHitRate 77.04 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 79.14 # Row buffer hit rate for writes
system.physmem.avgGap 17443477.58 # Average gap between requests
system.physmem.pageHitRate 78.41 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 2437517880 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 1329994875 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 3927541800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 6247264320 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 3354484136640 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 1237564295100 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 29729485998000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 34335476748615 # Total energy per rank (pJ)
system.physmem_0.averagePower 668.545842 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 49457442122001 # Time in different power states
system.physmem_0.memoryStateTime::REF 1714971440000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 186034306749 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 2355431400 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 1285205625 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 3987126000 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 6206576400 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 3354484136640 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 1235795450580 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 29731037607750 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 34335151534395 # Total energy per rank (pJ)
system.physmem_1.averagePower 668.539510 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 49460023829001 # Time in different power states
system.physmem_1.memoryStateTime::REF 1714971440000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 183452804499 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.realview.nvmem.bytes_read::cpu0.inst 768 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu0.data 36 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::cpu1.inst 1408 # Number of bytes read from this memory
system.realview.nvmem.bytes_read::total 2212 # Number of bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu0.inst 768 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::cpu1.inst 1408 # Number of instructions bytes read from this memory
system.realview.nvmem.bytes_inst_read::total 2176 # Number of instructions bytes read from this memory
system.realview.nvmem.num_reads::cpu0.inst 12 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu0.data 5 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::cpu1.inst 22 # Number of read requests responded to by this memory
system.realview.nvmem.num_reads::total 39 # Number of read requests responded to by this memory
system.realview.nvmem.bw_read::cpu0.inst 15 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu0.data 1 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::cpu1.inst 27 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_read::total 43 # Total read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu0.inst 15 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::cpu1.inst 27 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_inst_read::total 42 # Instruction read bandwidth from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.inst 15 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu0.data 1 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::cpu1.inst 27 # Total bandwidth to/from this memory (bytes/s)
system.realview.nvmem.bw_total::total 43 # Total bandwidth to/from this memory (bytes/s)
system.cf0.dma_read_full_pages 122 # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_bytes 499712 # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_txs 122 # Number of DMA read transactions (not PRD).
system.cf0.dma_write_full_pages 1666 # Number of full page size DMA writes.
system.cf0.dma_write_bytes 6826496 # Number of bytes transfered via DMA writes.
system.cf0.dma_write_txs 1669 # Number of DMA write transactions.
system.cpu0.branchPred.lookups 134182977 # Number of BP lookups
system.cpu0.branchPred.condPredicted 91246699 # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect 5930019 # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups 92418572 # Number of BTB lookups
system.cpu0.branchPred.BTBHits 65829087 # Number of BTB hits
system.cpu0.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct 71.229284 # BTB Hit Percentage
system.cpu0.branchPred.usedRAS 17386110 # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect 187768 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.dtb.walker.walks 898809 # Table walker walks requested
system.cpu0.dtb.walker.walksLong 898809 # Table walker walks initiated with long descriptors
system.cpu0.dtb.walker.walksLongTerminationLevel::Level2 17395 # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.walker.walksLongTerminationLevel::Level3 94113 # Level at which table walker walks with long descriptors terminate
system.cpu0.dtb.walker.walksSquashedBefore 544060 # Table walks squashed before starting
system.cpu0.dtb.walker.walkWaitTime::samples 354749 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::mean 2049.828188 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::stdev 11956.771667 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::0-32767 349905 98.63% 98.63% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::32768-65535 2560 0.72% 99.36% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::65536-98303 1330 0.37% 99.73% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::98304-131071 450 0.13% 99.86% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::131072-163839 167 0.05% 99.91% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::163840-196607 126 0.04% 99.94% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::196608-229375 45 0.01% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::229376-262143 59 0.02% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::262144-294911 38 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::294912-327679 16 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::327680-360447 24 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::360448-393215 21 0.01% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::393216-425983 8 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkWaitTime::total 354749 # Table walker wait (enqueue to first request) latency
system.cpu0.dtb.walker.walkCompletionTime::samples 411281 # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::mean 21163.528109 # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::gmean 16798.259479 # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::stdev 15588.127658 # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::0-32767 367100 89.26% 89.26% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::32768-65535 39499 9.60% 98.86% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::65536-98303 2985 0.73% 99.59% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::98304-131071 830 0.20% 99.79% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::131072-163839 180 0.04% 99.83% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::163840-196607 394 0.10% 99.93% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::196608-229375 143 0.03% 99.96% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::229376-262143 73 0.02% 99.98% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::262144-294911 22 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::294912-327679 14 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::327680-360447 12 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::360448-393215 17 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::393216-425983 10 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::425984-458751 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::458752-491519 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walkCompletionTime::total 411281 # Table walker service (enqueue to completion) latency
system.cpu0.dtb.walker.walksPending::samples 359646036796 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::mean 0.131612 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::stdev 0.643594 # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::0-3 358749976796 99.75% 99.75% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::4-7 501279000 0.14% 99.89% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::8-11 178636500 0.05% 99.94% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::12-15 105104000 0.03% 99.97% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::16-19 41922000 0.01% 99.98% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::20-23 20797500 0.01% 99.99% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::24-27 20431000 0.01% 99.99% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::28-31 22734000 0.01% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::32-35 4793500 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::36-39 308500 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::40-43 38000 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::44-47 8500 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::48-51 4000 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::52-55 3500 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.dtb.walker.walksPending::total 359646036796 # Table walker pending requests distribution
system.cpu0.dtb.walker.walkPageSizes::4K 94113 84.40% 84.40% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::2M 17395 15.60% 100.00% # Table walker page sizes translated
system.cpu0.dtb.walker.walkPageSizes::total 111508 # Table walker page sizes translated
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data 898809 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total 898809 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data 111508 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total 111508 # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total 1010317 # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits 0 # ITB inst hits
system.cpu0.dtb.inst_misses 0 # ITB inst misses
system.cpu0.dtb.read_hits 106848795 # DTB read hits
system.cpu0.dtb.read_misses 623268 # DTB read misses
system.cpu0.dtb.write_hits 83024984 # DTB write hits
system.cpu0.dtb.write_misses 275541 # DTB write misses
system.cpu0.dtb.flush_tlb 1088 # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid 21670 # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid 527 # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries 56194 # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults 160 # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults 9669 # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults 56033 # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses 107472063 # DTB read accesses
system.cpu0.dtb.write_accesses 83300525 # DTB write accesses
system.cpu0.dtb.inst_accesses 0 # ITB inst accesses
system.cpu0.dtb.hits 189873779 # DTB hits
system.cpu0.dtb.misses 898809 # DTB misses
system.cpu0.dtb.accesses 190772588 # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu0.itb.walker.walks 108604 # Table walker walks requested
system.cpu0.itb.walker.walksLong 108604 # Table walker walks initiated with long descriptors
system.cpu0.itb.walker.walksLongTerminationLevel::Level2 3026 # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.walker.walksLongTerminationLevel::Level3 75552 # Level at which table walker walks with long descriptors terminate
system.cpu0.itb.walker.walksSquashedBefore 14309 # Table walks squashed before starting
system.cpu0.itb.walker.walkWaitTime::samples 94295 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::mean 1394.214964 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::stdev 8384.902945 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::0-32767 93563 99.22% 99.22% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::32768-65535 326 0.35% 99.57% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::65536-98303 303 0.32% 99.89% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::98304-131071 55 0.06% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::131072-163839 18 0.02% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::163840-196607 13 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::196608-229375 7 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::229376-262143 5 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::262144-294911 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::327680-360447 3 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkWaitTime::total 94295 # Table walker wait (enqueue to first request) latency
system.cpu0.itb.walker.walkCompletionTime::samples 92887 # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::mean 25650.201395 # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::gmean 21071.590317 # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::stdev 17522.957706 # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::0-65535 91125 98.10% 98.10% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::65536-131071 1488 1.60% 99.71% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::131072-196607 173 0.19% 99.89% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::196608-262143 55 0.06% 99.95% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::262144-327679 22 0.02% 99.97% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::327680-393215 17 0.02% 99.99% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::393216-458751 4 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::458752-524287 2 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::524288-589823 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walkCompletionTime::total 92887 # Table walker service (enqueue to completion) latency
system.cpu0.itb.walker.walksPending::samples 604413242668 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::mean 0.909243 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::stdev 0.287630 # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::0 54912274056 9.09% 9.09% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::1 549448743612 90.91% 99.99% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::2 47582500 0.01% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::3 4106500 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::4 406500 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::5 121000 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::6 8500 0.00% 100.00% # Table walker pending requests distribution
system.cpu0.itb.walker.walksPending::total 604413242668 # Table walker pending requests distribution
system.cpu0.itb.walker.walkPageSizes::4K 75552 96.15% 96.15% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::2M 3026 3.85% 100.00% # Table walker page sizes translated
system.cpu0.itb.walker.walkPageSizes::total 78578 # Table walker page sizes translated
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst 108604 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total 108604 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst 78578 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total 78578 # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total 187182 # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits 96451691 # ITB inst hits
system.cpu0.itb.inst_misses 108604 # ITB inst misses
system.cpu0.itb.read_hits 0 # DTB read hits
system.cpu0.itb.read_misses 0 # DTB read misses
system.cpu0.itb.write_hits 0 # DTB write hits
system.cpu0.itb.write_misses 0 # DTB write misses
system.cpu0.itb.flush_tlb 1088 # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid 21670 # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid 527 # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries 42484 # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults 204587 # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses 0 # DTB read accesses
system.cpu0.itb.write_accesses 0 # DTB write accesses
system.cpu0.itb.inst_accesses 96560295 # ITB inst accesses
system.cpu0.itb.hits 96451691 # DTB hits
system.cpu0.itb.misses 108604 # DTB misses
system.cpu0.itb.accesses 96560295 # DTB accesses
system.cpu0.numCycles 678169162 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles 248888472 # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts 597668364 # Number of instructions fetch has processed
system.cpu0.fetch.Branches 134182977 # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches 83215197 # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles 388705337 # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles 13495131 # Number of cycles fetch has spent squashing
system.cpu0.fetch.TlbCycles 2539677 # Number of cycles fetch has spent waiting for tlb
system.cpu0.fetch.MiscStallCycles 21156 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingDrainCycles 4430 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu0.fetch.PendingTrapStallCycles 5365960 # Number of stall cycles due to pending traps
system.cpu0.fetch.PendingQuiesceStallCycles 171714 # Number of stall cycles due to pending quiesce instructions
system.cpu0.fetch.IcacheWaitRetryStallCycles 1942 # Number of stall cycles due to full MSHR
system.cpu0.fetch.CacheLines 96228071 # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes 3656691 # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.ItlbSquashes 42208 # Number of outstanding ITLB misses that were squashed
system.cpu0.fetch.rateDist::samples 652445982 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean 1.071952 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev 2.318616 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0 504779765 77.37% 77.37% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1 18600914 2.85% 80.22% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2 18675892 2.86% 83.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3 13601130 2.08% 85.17% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4 28939785 4.44% 89.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5 9186194 1.41% 91.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6 9881419 1.51% 92.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7 8590984 1.32% 93.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8 40189899 6.16% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total 652445982 # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate 0.197861 # Number of branch fetches per cycle
system.cpu0.fetch.rate 0.881297 # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles 202230502 # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles 323725330 # Number of cycles decode is blocked
system.cpu0.decode.RunCycles 107157055 # Number of cycles decode is running
system.cpu0.decode.UnblockCycles 13964232 # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles 5366791 # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved 19957602 # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred 1400195 # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts 652122035 # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts 4310941 # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles 5366791 # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles 210017200 # Number of cycles rename is idle
system.cpu0.rename.BlockCycles 28890111 # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles 254295095 # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles 113145299 # Number of cycles rename is running
system.cpu0.rename.UnblockCycles 40729265 # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts 636448025 # Number of instructions processed by rename
system.cpu0.rename.ROBFullEvents 83808 # Number of times rename has blocked due to ROB full
system.cpu0.rename.IQFullEvents 2425012 # Number of times rename has blocked due to IQ full
system.cpu0.rename.LQFullEvents 1797238 # Number of times rename has blocked due to LQ full
system.cpu0.rename.SQFullEvents 20704845 # Number of times rename has blocked due to SQ full
system.cpu0.rename.FullRegisterEvents 5054 # Number of times there has been no free registers
system.cpu0.rename.RenamedOperands 608929978 # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups 980367872 # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups 752692960 # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups 918645 # Number of floating rename lookups
system.cpu0.rename.CommittedMaps 510273791 # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps 98656187 # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts 15296129 # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts 13303285 # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts 78526904 # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads 102548023 # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores 87419598 # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads 13782768 # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores 14655222 # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded 603808817 # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded 15342366 # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued 603678166 # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued 829707 # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined 77491896 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined 54214041 # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved 352970 # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples 652445982 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean 0.925254 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev 1.646571 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0 415092251 63.62% 63.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1 100237257 15.36% 78.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2 44034564 6.75% 85.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3 31483239 4.83% 90.56% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4 23657330 3.63% 94.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5 16258445 2.49% 96.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6 10998020 1.69% 98.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7 6466609 0.99% 99.35% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8 4218267 0.65% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total 652445982 # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu 3031745 25.47% 25.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult 22352 0.19% 25.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv 2380 0.02% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc 2 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt 0 0.00% 25.67% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead 4899657 41.16% 66.83% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite 3948703 33.17% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu 408914830 67.74% 67.74% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult 1483700 0.25% 67.98% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv 67594 0.01% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd 189 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd 2 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd 10 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp 15 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt 26 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.99% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc 67735 0.01% 68.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult 0 0.00% 68.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.01% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.01% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead 109003987 18.06% 86.06% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite 84140078 13.94% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total 603678166 # Type of FU issued
system.cpu0.iq.rate 0.890159 # Inst issue rate
system.cpu0.iq.fu_busy_cnt 11904839 # FU busy when requested
system.cpu0.iq.fu_busy_rate 0.019721 # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads 1871435984 # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes 696824280 # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses 580857585 # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads 1100876 # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes 525941 # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses 475487 # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses 614994656 # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses 588349 # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads 4797344 # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads 16957941 # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses 22519 # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation 718505 # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores 9238289 # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads 3918093 # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked 8730401 # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles 5366791 # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles 15638409 # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles 11458161 # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts 619287399 # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts 1818065 # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts 102548023 # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts 87419598 # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts 13010956 # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents 256814 # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents 11089494 # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents 718505 # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect 2724850 # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect 2330540 # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts 5055390 # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts 596785117 # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts 106839289 # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts 6007087 # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp 0 # number of swp insts executed
system.cpu0.iew.exec_nop 136216 # number of nop insts executed
system.cpu0.iew.exec_refs 189866682 # number of memory reference insts executed
system.cpu0.iew.exec_branches 110402162 # Number of branches executed
system.cpu0.iew.exec_stores 83027393 # Number of stores executed
system.cpu0.iew.exec_rate 0.879994 # Inst execution rate
system.cpu0.iew.wb_sent 582539449 # cumulative count of insts sent to commit
system.cpu0.iew.wb_count 581333072 # cumulative count of insts written-back
system.cpu0.iew.wb_producers 286508471 # num instructions producing a value
system.cpu0.iew.wb_consumers 497555384 # num instructions consuming a value
system.cpu0.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate 0.857210 # insts written-back per cycle
system.cpu0.iew.wb_fanout 0.575832 # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts 83249738 # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls 14989396 # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts 4548973 # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples 638320811 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean 0.839633 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev 1.833868 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0 441333872 69.14% 69.14% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1 97259629 15.24% 84.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2 33853962 5.30% 89.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3 15327337 2.40% 92.08% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4 10781377 1.69% 93.77% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5 6688169 1.05% 94.82% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6 6042869 0.95% 95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7 4086388 0.64% 96.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8 22947208 3.59% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total 638320811 # Number of insts commited each cycle
system.cpu0.commit.committedInsts 456208771 # Number of instructions committed
system.cpu0.commit.committedOps 535955511 # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu0.commit.refs 163771391 # Number of memory references committed
system.cpu0.commit.loads 85590082 # Number of loads committed
system.cpu0.commit.membars 3686850 # Number of memory barriers committed
system.cpu0.commit.branches 101715990 # Number of branches committed
system.cpu0.commit.fp_insts 455933 # Number of committed floating point instructions.
system.cpu0.commit.int_insts 492018334 # Number of committed integer instructions.
system.cpu0.commit.function_calls 13342246 # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu 370951931 69.21% 69.21% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult 1123996 0.21% 69.42% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv 50135 0.01% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd 8 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp 13 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt 21 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv 0 0.00% 69.43% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc 58016 0.01% 69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult 0 0.00% 69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.44% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead 85590082 15.97% 85.41% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite 78181309 14.59% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total 535955511 # Class of committed instruction
system.cpu0.commit.bw_lim_events 22947208 # number cycles where commit BW limit reached
system.cpu0.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu0.rob.rob_reads 1230638929 # The number of ROB reads
system.cpu0.rob.rob_writes 1252557383 # The number of ROB writes
system.cpu0.timesIdled 4102528 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles 25723180 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.quiesceCycles 48923483834 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.committedInsts 456208771 # Number of Instructions Simulated
system.cpu0.committedOps 535955511 # Number of Ops (including micro ops) Simulated
system.cpu0.cpi 1.486532 # CPI: Cycles Per Instruction
system.cpu0.cpi_total 1.486532 # CPI: Total CPI of All Threads
system.cpu0.ipc 0.672706 # IPC: Instructions Per Cycle
system.cpu0.ipc_total 0.672706 # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads 703703491 # number of integer regfile reads
system.cpu0.int_regfile_writes 414789220 # number of integer regfile writes
system.cpu0.fp_regfile_reads 851205 # number of floating regfile reads
system.cpu0.fp_regfile_writes 517790 # number of floating regfile writes
system.cpu0.cc_regfile_reads 127713204 # number of cc regfile reads
system.cpu0.cc_regfile_writes 128825628 # number of cc regfile writes
system.cpu0.misc_regfile_reads 2353610328 # number of misc regfile reads
system.cpu0.misc_regfile_writes 15112961 # number of misc regfile writes
system.cpu0.dcache.tags.replacements 10694855 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.983549 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 305873629 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 10695367 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 28.598703 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 1654841000 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 310.817389 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 201.166160 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.607065 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.392903 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999968 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0 164 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1 329 # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2 19 # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses 1351414929 # Number of tag accesses
system.cpu0.dcache.tags.data_accesses 1351414929 # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data 81475453 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 80033887 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 161509340 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 68849485 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 67022058 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 135871543 # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu0.data 201211 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::cpu1.data 202496 # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total 403707 # number of SoftPFReq hits
system.cpu0.dcache.WriteInvalidateReq_hits::cpu0.data 171344 # number of WriteInvalidateReq hits
system.cpu0.dcache.WriteInvalidateReq_hits::cpu1.data 154502 # number of WriteInvalidateReq hits
system.cpu0.dcache.WriteInvalidateReq_hits::total 325846 # number of WriteInvalidateReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data 1773976 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu1.data 1825826 # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total 3599802 # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data 2028728 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu1.data 2086704 # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total 4115432 # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data 150324938 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 147055945 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 297380883 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 150526149 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 147258441 # number of overall hits
system.cpu0.dcache.overall_hits::total 297784590 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 6522961 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 6552499 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 13075460 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 6494487 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 6576721 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 13071208 # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu0.data 662604 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::cpu1.data 664801 # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total 1327405 # number of SoftPFReq misses
system.cpu0.dcache.WriteInvalidateReq_misses::cpu0.data 630242 # number of WriteInvalidateReq misses
system.cpu0.dcache.WriteInvalidateReq_misses::cpu1.data 610465 # number of WriteInvalidateReq misses
system.cpu0.dcache.WriteInvalidateReq_misses::total 1240707 # number of WriteInvalidateReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data 318489 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu1.data 320942 # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total 639431 # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu0.data 1 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::cpu1.data 6 # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total 7 # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::cpu0.data 13017448 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 13129220 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 26146668 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 13680052 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 13794021 # number of overall misses
system.cpu0.dcache.overall_misses::total 27474073 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data 112227265953 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 112380964165 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 224608230118 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data 258123381451 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 251959078660 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 510082460111 # number of WriteReq miss cycles
system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu0.data 25291195259 # number of WriteInvalidateReq miss cycles
system.cpu0.dcache.WriteInvalidateReq_miss_latency::cpu1.data 24024875532 # number of WriteInvalidateReq miss cycles
system.cpu0.dcache.WriteInvalidateReq_miss_latency::total 49316070791 # number of WriteInvalidateReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data 4598532454 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu1.data 4591438187 # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total 9189970641 # number of LoadLockedReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu0.data 13000 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::cpu1.data 148500 # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total 161500 # number of StoreCondReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data 370350647404 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 364340042825 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 734690690229 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data 370350647404 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 364340042825 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 734690690229 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 87998414 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 86586386 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 174584800 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 75343972 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 73598779 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 148942751 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu0.data 863815 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::cpu1.data 867297 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total 1731112 # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.WriteInvalidateReq_accesses::cpu0.data 801586 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu0.dcache.WriteInvalidateReq_accesses::cpu1.data 764967 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu0.dcache.WriteInvalidateReq_accesses::total 1566553 # number of WriteInvalidateReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data 2092465 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu1.data 2146768 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total 4239233 # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data 2028729 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu1.data 2086710 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total 4115439 # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 163342386 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 160185165 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 323527551 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 164206201 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 161052462 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 325258663 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.074126 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.075676 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.074895 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.086198 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.089359 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.087760 # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu0.data 0.767067 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::cpu1.data 0.766521 # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total 0.766793 # miss rate for SoftPFReq accesses
system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu0.data 0.786244 # miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_miss_rate::cpu1.data 0.798028 # miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_miss_rate::total 0.791998 # miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data 0.152208 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu1.data 0.149500 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total 0.150836 # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu0.data 0.000000 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::cpu1.data 0.000003 # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total 0.000002 # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.079694 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.081963 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.080817 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.083310 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.085649 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.084468 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 17204.957373 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 17150.855600 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 17177.845377 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 39744.999328 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 38310.744619 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 39023.360359 # average WriteReq miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu0.data 40129.339617 # average WriteInvalidateReq miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::cpu1.data 39355.041701 # average WriteInvalidateReq miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_miss_latency::total 39748.361854 # average WriteInvalidateReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data 14438.591141 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 14306.130662 # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 14372.106828 # average LoadLockedReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu0.data 13000 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::cpu1.data 24750 # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total 23071.428571 # average StoreCondReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 28450.326623 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 27750.318970 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 28098.826597 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 27072.312839 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 26412.896053 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26741.236737 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 59451650 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 40861 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 3737259 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 929 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 15.907822 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 43.983854 # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 8181117 # number of writebacks
system.cpu0.dcache.writebacks::total 8181117 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data 3664959 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::cpu1.data 3663666 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 7328625 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data 5405222 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu1.data 5470276 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 10875498 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteInvalidateReq_mshr_hits::cpu0.data 3366 # number of WriteInvalidateReq MSHR hits
system.cpu0.dcache.WriteInvalidateReq_mshr_hits::cpu1.data 3580 # number of WriteInvalidateReq MSHR hits
system.cpu0.dcache.WriteInvalidateReq_mshr_hits::total 6946 # number of WriteInvalidateReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data 193804 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu1.data 194772 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total 388576 # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data 9070181 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu1.data 9133942 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 18204123 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data 9070181 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu1.data 9133942 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 18204123 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data 2858002 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 2888833 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 5746835 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data 1089265 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 1106445 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 2195710 # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu0.data 655865 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::cpu1.data 659095 # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total 1314960 # number of SoftPFReq MSHR misses
system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu0.data 626876 # number of WriteInvalidateReq MSHR misses
system.cpu0.dcache.WriteInvalidateReq_mshr_misses::cpu1.data 606885 # number of WriteInvalidateReq MSHR misses
system.cpu0.dcache.WriteInvalidateReq_mshr_misses::total 1233761 # number of WriteInvalidateReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu0.data 124685 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::cpu1.data 126170 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total 250855 # number of LoadLockedReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu0.data 1 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::cpu1.data 6 # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total 7 # number of StoreCondReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data 3947267 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 3995278 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 7942545 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data 4603132 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 4654373 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 9257505 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data 43426889493 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 44103833792 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 87530723285 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data 40333598117 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 39629888189 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 79963486306 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu0.data 12970544028 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::cpu1.data 12958416533 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total 25928960561 # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu0.data 23908668069 # number of WriteInvalidateReq MSHR miss cycles
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::cpu1.data 22678349912 # number of WriteInvalidateReq MSHR miss cycles
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_latency::total 46587017981 # number of WriteInvalidateReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu0.data 1638689162 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data 1618682187 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total 3257371349 # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu0.data 11000 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::cpu1.data 136500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total 147500 # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data 83760487610 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 83733721981 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 167494209591 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data 96731031638 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 96692138514 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 193423170152 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu0.data 2840564251 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 2875998253 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 5716562504 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu0.data 2826497047 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 2753568465 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 5580065512 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu0.data 5667061298 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 5629566718 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 11296628016 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data 0.032478 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.033364 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.032917 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data 0.014457 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.015033 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.014742 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu0.data 0.759266 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::cpu1.data 0.759942 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total 0.759604 # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.782045 # mshr miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.793348 # mshr miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.WriteInvalidateReq_mshr_miss_rate::total 0.787564 # mshr miss rate for WriteInvalidateReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu0.data 0.059588 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data 0.058772 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total 0.059175 # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu0.data 0.000000 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::cpu1.data 0.000003 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total 0.000002 # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data 0.024166 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.024942 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.024550 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data 0.028033 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.028900 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.028462 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 15194.842233 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 15267.007055 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15231.118222 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 37028.269629 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 35817.314181 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 36418.054436 # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu0.data 19776.240580 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::cpu1.data 19660.923741 # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 19718.440531 # average SoftPFReq mshr miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 38139.389718 # average WriteInvalidateReq mshr miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 37368.446925 # average WriteInvalidateReq mshr miss latency
system.cpu0.dcache.WriteInvalidateReq_avg_mshr_miss_latency::total 37760.164230 # average WriteInvalidateReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu0.data 13142.632730 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 12829.374550 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12985.076435 # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu0.data 11000 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 22750 # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total 21071.428571 # average StoreCondReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 21219.868737 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 20958.171617 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 21088.229225 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 21014.177225 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 20774.471344 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20893.660889 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements 16173930 # number of replacements
system.cpu0.icache.tags.tagsinuse 511.955160 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 173933615 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 16174442 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 10.753608 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 13621642000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 273.473305 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 238.481855 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.534128 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.465785 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.999912 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0 136 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1 311 # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2 65 # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses 207440760 # Number of tag accesses
system.cpu0.icache.tags.data_accesses 207440760 # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst 87577793 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 86355822 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 173933615 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 87577793 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 86355822 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 173933615 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 87577793 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 86355822 # number of overall hits
system.cpu0.icache.overall_hits::total 173933615 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 8637755 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 8694581 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 17332336 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 8637755 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 8694581 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 17332336 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 8637755 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 8694581 # number of overall misses
system.cpu0.icache.overall_misses::total 17332336 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst 115405674014 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 116006330283 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 231412004297 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst 115405674014 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 116006330283 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 231412004297 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst 115405674014 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 116006330283 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 231412004297 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 96215548 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 95050403 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 191265951 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 96215548 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 95050403 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 191265951 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 96215548 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 95050403 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 191265951 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.089775 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.091473 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.090619 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.089775 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.091473 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.090619 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.089775 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.091473 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.090619 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 13360.609790 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 13342.371563 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13351.460778 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 13360.609790 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 13342.371563 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13351.460778 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 13360.609790 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 13342.371563 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13351.460778 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 66509 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 6230 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 10.675602 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst 574540 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::cpu1.inst 582987 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 1157527 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst 574540 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu1.inst 582987 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 1157527 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst 574540 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu1.inst 582987 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 1157527 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst 8063215 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 8111594 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 16174809 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst 8063215 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 8111594 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 16174809 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst 8063215 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 8111594 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 16174809 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst 94312224420 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 94761792489 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 189074016909 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst 94312224420 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 94761792489 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 189074016909 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst 94312224420 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 94761792489 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 189074016909 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu0.inst 916338250 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::cpu1.inst 595537750 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_uncacheable_latency::total 1511876000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu0.inst 916338250 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::cpu1.inst 595537750 # number of overall MSHR uncacheable cycles
system.cpu0.icache.overall_mshr_uncacheable_latency::total 1511876000 # number of overall MSHR uncacheable cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst 0.083804 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.085340 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.084567 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst 0.083804 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.085340 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.084567 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst 0.083804 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.085340 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.084567 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 11696.602958 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 11682.265223 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 11689.412648 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 11696.602958 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 11682.265223 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 11689.412648 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 11696.602958 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 11682.265223 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 11689.412648 # average overall mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.cpu0.icache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.branchPred.lookups 132595782 # Number of BP lookups
system.cpu1.branchPred.condPredicted 89991047 # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect 5894262 # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups 90157022 # Number of BTB lookups
system.cpu1.branchPred.BTBHits 64704998 # Number of BTB hits
system.cpu1.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct 71.769227 # BTB Hit Percentage
system.cpu1.branchPred.usedRAS 17429206 # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect 189878 # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.dtb.walker.walks 890417 # Table walker walks requested
system.cpu1.dtb.walker.walksLong 890417 # Table walker walks initiated with long descriptors
system.cpu1.dtb.walker.walksLongTerminationLevel::Level2 17386 # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksLongTerminationLevel::Level3 91593 # Level at which table walker walks with long descriptors terminate
system.cpu1.dtb.walker.walksSquashedBefore 535956 # Table walks squashed before starting
system.cpu1.dtb.walker.walkWaitTime::samples 354461 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::mean 2058.191169 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::stdev 12119.324471 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::0-32767 349672 98.65% 98.65% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::32768-65535 2519 0.71% 99.36% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::65536-98303 1342 0.38% 99.74% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::98304-131071 424 0.12% 99.86% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::131072-163839 149 0.04% 99.90% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::163840-196607 114 0.03% 99.93% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::196608-229375 53 0.01% 99.95% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::229376-262143 71 0.02% 99.97% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::262144-294911 38 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::294912-327679 10 0.00% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::327680-360447 34 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::360448-393215 29 0.01% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::393216-425983 6 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkWaitTime::total 354461 # Table walker wait (enqueue to first request) latency
system.cpu1.dtb.walker.walkCompletionTime::samples 404532 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::mean 20689.820452 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::gmean 16434.872295 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::stdev 15113.304602 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::0-32767 363916 89.96% 89.96% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::32768-65535 36589 9.04% 99.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::65536-98303 2703 0.67% 99.67% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::98304-131071 595 0.15% 99.82% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::131072-163839 189 0.05% 99.87% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::163840-196607 278 0.07% 99.94% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::196608-229375 138 0.03% 99.97% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::229376-262143 43 0.01% 99.98% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::262144-294911 30 0.01% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::294912-327679 13 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::327680-360447 13 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::360448-393215 5 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::393216-425983 5 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::425984-458751 8 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::458752-491519 6 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::491520-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walkCompletionTime::total 404532 # Table walker service (enqueue to completion) latency
system.cpu1.dtb.walker.walksPending::samples 334236526020 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::mean 0.086173 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::stdev 0.625283 # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::0-3 333380386520 99.74% 99.74% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::4-7 477486500 0.14% 99.89% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::8-11 168839000 0.05% 99.94% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::12-15 100636500 0.03% 99.97% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::16-19 41145500 0.01% 99.98% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::20-23 20471500 0.01% 99.99% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::24-27 20409500 0.01% 99.99% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::28-31 23342000 0.01% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::32-35 3487500 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::36-39 317500 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::40-43 4000 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.dtb.walker.walksPending::total 334236526020 # Table walker pending requests distribution
system.cpu1.dtb.walker.walkPageSizes::4K 91594 84.05% 84.05% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::2M 17386 15.95% 100.00% # Table walker page sizes translated
system.cpu1.dtb.walker.walkPageSizes::total 108980 # Table walker page sizes translated
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data 890417 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total 890417 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data 108980 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total 108980 # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total 999397 # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits 0 # ITB inst hits
system.cpu1.dtb.inst_misses 0 # ITB inst misses
system.cpu1.dtb.read_hits 105460349 # DTB read hits
system.cpu1.dtb.read_misses 614707 # DTB read misses
system.cpu1.dtb.write_hits 81263219 # DTB write hits
system.cpu1.dtb.write_misses 275710 # DTB write misses
system.cpu1.dtb.flush_tlb 1092 # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid 21988 # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid 544 # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries 55487 # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults 238 # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults 9789 # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults 55163 # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses 106075056 # DTB read accesses
system.cpu1.dtb.write_accesses 81538929 # DTB write accesses
system.cpu1.dtb.inst_accesses 0 # ITB inst accesses
system.cpu1.dtb.hits 186723568 # DTB hits
system.cpu1.dtb.misses 890417 # DTB misses
system.cpu1.dtb.accesses 187613985 # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu1.itb.walker.walks 101825 # Table walker walks requested
system.cpu1.itb.walker.walksLong 101825 # Table walker walks initiated with long descriptors
system.cpu1.itb.walker.walksLongTerminationLevel::Level2 2978 # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walksLongTerminationLevel::Level3 69124 # Level at which table walker walks with long descriptors terminate
system.cpu1.itb.walker.walksSquashedBefore 13788 # Table walks squashed before starting
system.cpu1.itb.walker.walkWaitTime::samples 88037 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::mean 1472.687620 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::stdev 8948.821118 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::0-32767 87265 99.12% 99.12% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::32768-65535 389 0.44% 99.56% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::65536-98303 275 0.31% 99.88% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::98304-131071 48 0.05% 99.93% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::131072-163839 27 0.03% 99.96% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::163840-196607 13 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::196608-229375 6 0.01% 99.98% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::229376-262143 6 0.01% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::262144-294911 3 0.00% 99.99% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::327680-360447 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::360448-393215 2 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::425984-458751 1 0.00% 100.00% # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkWaitTime::total 88037 # Table walker wait (enqueue to first request) latency
system.cpu1.itb.walker.walkCompletionTime::samples 85890 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::mean 25260.851287 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::gmean 20589.361475 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::stdev 17130.840101 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::0-65535 84234 98.07% 98.07% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::65536-131071 1438 1.67% 99.75% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::131072-196607 145 0.17% 99.92% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::196608-262143 40 0.05% 99.96% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::262144-327679 24 0.03% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::327680-393215 4 0.00% 99.99% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::393216-458751 2 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::458752-524287 1 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::524288-589823 2 0.00% 100.00% # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walkCompletionTime::total 85890 # Table walker service (enqueue to completion) latency
system.cpu1.itb.walker.walksPending::samples 299874193152 # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::mean 1.837074 # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::0 -250957583628 -83.69% -83.69% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::1 550779312780 183.67% 99.98% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::2 46468000 0.02% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::3 5344000 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::4 484000 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::5 65500 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::6 54500 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::7 48000 0.00% 100.00% # Table walker pending requests distribution
system.cpu1.itb.walker.walksPending::total 299874193152 # Table walker pending requests distribution
system.cpu1.itb.walker.walkPageSizes::4K 69124 95.87% 95.87% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::2M 2978 4.13% 100.00% # Table walker page sizes translated
system.cpu1.itb.walker.walkPageSizes::total 72102 # Table walker page sizes translated
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst 101825 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total 101825 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst 72102 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total 72102 # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total 173927 # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits 95285493 # ITB inst hits
system.cpu1.itb.inst_misses 101825 # ITB inst misses
system.cpu1.itb.read_hits 0 # DTB read hits
system.cpu1.itb.read_misses 0 # DTB read misses
system.cpu1.itb.write_hits 0 # DTB write hits
system.cpu1.itb.write_misses 0 # DTB write misses
system.cpu1.itb.flush_tlb 1092 # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid 21988 # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid 544 # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries 40874 # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults 205822 # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses 0 # DTB read accesses
system.cpu1.itb.write_accesses 0 # DTB write accesses
system.cpu1.itb.inst_accesses 95387318 # ITB inst accesses
system.cpu1.itb.hits 95285493 # DTB hits
system.cpu1.itb.misses 101825 # DTB misses
system.cpu1.itb.accesses 95387318 # DTB accesses
system.cpu1.numCycles 677360427 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles 248549507 # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts 588684684 # Number of instructions fetch has processed
system.cpu1.fetch.Branches 132595782 # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches 82134204 # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles 389145480 # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles 13431349 # Number of cycles fetch has spent squashing
system.cpu1.fetch.TlbCycles 2335492 # Number of cycles fetch has spent waiting for tlb
system.cpu1.fetch.MiscStallCycles 20294 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingDrainCycles 4597 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu1.fetch.PendingTrapStallCycles 5447640 # Number of stall cycles due to pending traps
system.cpu1.fetch.PendingQuiesceStallCycles 169416 # Number of stall cycles due to pending quiesce instructions
system.cpu1.fetch.IcacheWaitRetryStallCycles 1942 # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines 95058557 # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes 3668998 # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.ItlbSquashes 40025 # Number of outstanding ITLB misses that were squashed
system.cpu1.fetch.rateDist::samples 652389771 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean 1.056521 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev 2.304488 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0 506719262 77.67% 77.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1 18449281 2.83% 80.50% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2 18323109 2.81% 83.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3 13434339 2.06% 85.37% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4 28729534 4.40% 89.77% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5 8986163 1.38% 91.15% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6 9758970 1.50% 92.64% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7 8450464 1.30% 93.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8 39538649 6.06% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total 652389771 # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate 0.195754 # Number of branch fetches per cycle
system.cpu1.fetch.rate 0.869086 # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles 201147393 # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles 326816283 # Number of cycles decode is blocked
system.cpu1.decode.RunCycles 105097642 # Number of cycles decode is running
system.cpu1.decode.UnblockCycles 14007460 # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles 5318954 # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved 19647868 # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred 1416154 # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts 641757938 # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts 4369017 # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles 5318954 # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles 208911045 # Number of cycles rename is idle
system.cpu1.rename.BlockCycles 28047403 # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles 258823969 # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles 111174433 # Number of cycles rename is running
system.cpu1.rename.UnblockCycles 40111705 # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts 626286274 # Number of instructions processed by rename
system.cpu1.rename.ROBFullEvents 89729 # Number of times rename has blocked due to ROB full
system.cpu1.rename.IQFullEvents 2292362 # Number of times rename has blocked due to IQ full
system.cpu1.rename.LQFullEvents 1848085 # Number of times rename has blocked due to LQ full
system.cpu1.rename.SQFullEvents 19940508 # Number of times rename has blocked due to SQ full
system.cpu1.rename.FullRegisterEvents 5105 # Number of times there has been no free registers
system.cpu1.rename.RenamedOperands 599962292 # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups 966932024 # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups 740689310 # Number of integer rename lookups
system.cpu1.rename.fp_rename_lookups 881849 # Number of floating rename lookups
system.cpu1.rename.CommittedMaps 503173353 # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps 96788934 # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts 15525446 # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts 13560324 # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts 79127309 # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads 101049697 # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores 85573282 # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads 13915572 # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores 14825014 # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded 593826390 # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded 15642550 # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued 594476204 # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued 818225 # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined 76136612 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined 53142905 # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved 356951 # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples 652389771 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean 0.911229 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev 1.632553 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0 416908971 63.90% 63.90% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1 100667120 15.43% 79.34% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2 43571359 6.68% 86.01% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3 31041594 4.76% 90.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4 23116047 3.54% 94.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5 15866958 2.43% 96.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6 10833871 1.66% 98.41% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7 6331428 0.97% 99.38% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8 4052423 0.62% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total 652389771 # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu 2996828 25.66% 25.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult 24624 0.21% 25.87% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv 2734 0.02% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc 3 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt 0 0.00% 25.89% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead 4869636 41.69% 67.58% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite 3787065 32.42% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass 1 0.00% 0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu 402964828 67.78% 67.78% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult 1445986 0.24% 68.03% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv 66608 0.01% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd 132 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc 1 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv 0 0.00% 68.04% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc 61370 0.01% 68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult 0 0.00% 68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt 0 0.00% 68.05% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead 107585906 18.10% 86.15% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite 82351372 13.85% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total 594476204 # Type of FU issued
system.cpu1.iq.rate 0.877636 # Inst issue rate
system.cpu1.iq.fu_busy_cnt 11680890 # FU busy when requested
system.cpu1.iq.fu_busy_rate 0.019649 # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads 1852781725 # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes 685800777 # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses 571863197 # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads 1059569 # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes 502092 # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses 457373 # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses 605590748 # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses 566345 # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads 4749876 # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads 16757289 # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses 22108 # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation 708788 # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores 9117452 # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads 3937125 # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked 8714130 # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles 5318954 # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles 15381414 # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles 10835277 # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts 609605144 # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts 1787029 # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts 101049697 # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts 85573282 # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts 13260611 # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents 256865 # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents 10466220 # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents 708788 # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect 2676587 # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect 2314011 # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts 4990598 # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts 587727574 # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts 105451218 # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts 5872593 # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp 0 # number of swp insts executed
system.cpu1.iew.exec_nop 136204 # number of nop insts executed
system.cpu1.iew.exec_refs 186716455 # number of memory reference insts executed
system.cpu1.iew.exec_branches 109034476 # Number of branches executed
system.cpu1.iew.exec_stores 81265237 # Number of stores executed
system.cpu1.iew.exec_rate 0.867673 # Inst execution rate
system.cpu1.iew.wb_sent 573536970 # cumulative count of insts sent to commit
system.cpu1.iew.wb_count 572320570 # cumulative count of insts written-back
system.cpu1.iew.wb_producers 281697554 # num instructions producing a value
system.cpu1.iew.wb_consumers 489376492 # num instructions consuming a value
system.cpu1.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate 0.844928 # insts written-back per cycle
system.cpu1.iew.wb_fanout 0.575625 # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts 81905872 # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls 15285599 # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts 4497270 # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples 638458448 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean 0.826393 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev 1.816586 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0 442788562 69.35% 69.35% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1 97620349 15.29% 84.64% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2 33589881 5.26% 89.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3 14950626 2.34% 92.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4 10704317 1.68% 93.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5 6546690 1.03% 94.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6 5838446 0.91% 95.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7 3972340 0.62% 96.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8 22447237 3.52% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total 638458448 # Number of insts commited each cycle
system.cpu1.commit.committedInsts 448865132 # Number of instructions committed
system.cpu1.commit.committedOps 527617659 # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu1.commit.refs 160748237 # Number of memory references committed
system.cpu1.commit.loads 84292407 # Number of loads committed
system.cpu1.commit.membars 3769330 # Number of memory barriers committed
system.cpu1.commit.branches 100442689 # Number of branches committed
system.cpu1.commit.fp_insts 439800 # Number of committed floating point instructions.
system.cpu1.commit.int_insts 484228202 # Number of committed integer instructions.
system.cpu1.commit.function_calls 13335340 # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu 365655543 69.30% 69.30% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult 1112211 0.21% 69.51% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv 49677 0.01% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv 0 0.00% 69.52% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc 51991 0.01% 69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult 0 0.00% 69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc 0 0.00% 69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt 0 0.00% 69.53% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead 84292407 15.98% 85.51% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite 76455830 14.49% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total 527617659 # Class of committed instruction
system.cpu1.commit.bw_lim_events 22447237 # number cycles where commit BW limit reached
system.cpu1.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu1.rob.rob_reads 1221498833 # The number of ROB reads
system.cpu1.rob.rob_writes 1232997569 # The number of ROB writes
system.cpu1.timesIdled 4096806 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles 24970656 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles 52437515063 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts 448865132 # Number of Instructions Simulated
system.cpu1.committedOps 527617659 # Number of Ops (including micro ops) Simulated
system.cpu1.cpi 1.509051 # CPI: Cycles Per Instruction
system.cpu1.cpi_total 1.509051 # CPI: Total CPI of All Threads
system.cpu1.ipc 0.662668 # IPC: Instructions Per Cycle
system.cpu1.ipc_total 0.662668 # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads 693047790 # number of integer regfile reads
system.cpu1.int_regfile_writes 408438474 # number of integer regfile writes
system.cpu1.fp_regfile_reads 823112 # number of floating regfile reads
system.cpu1.fp_regfile_writes 494780 # number of floating regfile writes
system.cpu1.cc_regfile_reads 126134775 # number of cc regfile reads
system.cpu1.cc_regfile_writes 127188255 # number of cc regfile writes
system.cpu1.misc_regfile_reads 2330176021 # number of misc regfile reads
system.cpu1.misc_regfile_writes 15424448 # number of misc regfile writes
system.iobus.trans_dist::ReadReq 40375 # Transaction distribution
system.iobus.trans_dist::ReadResp 40375 # Transaction distribution
system.iobus.trans_dist::WriteReq 136733 # Transaction distribution
system.iobus.trans_dist::WriteResp 30069 # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp 106664 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio 48308 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.realview_io.pio 14 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer0.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.timer1.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.rtc.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart1_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart2_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.uart3_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.sp810_fake.pio 24 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.watchdog_fake.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide.pio 29548 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ide-pciconf 210 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet.pio 44750 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.ethernet-pciconf 164 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.realview.pciconfig.pio 60 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 123190 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::system.iocache.cpu_side 230946 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ide.dma::total 230946 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::system.iocache.cpu_side 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.realview.ethernet.dma::total 80 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 354216 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio 48328 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.realview_io.pio 28 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer0.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.timer1.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.rtc.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart1_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart2_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart3_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.sp810_fake.pio 48 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.watchdog_fake.pio 32 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide.pio 17558 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ide-pciconf 263 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet.pio 89500 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.ethernet-pciconf 251 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.pciconfig.pio 120 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 156320 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::system.iocache.cpu_side 7334216 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ide.dma::total 7334216 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::system.iocache.cpu_side 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.realview.ethernet.dma::total 2086 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 7492622 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 36706000 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 12000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 8000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer23.occupancy 21947000 # Layer occupancy (ticks)
system.iobus.reqLayer23.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer24.occupancy 142000 # Layer occupancy (ticks)
system.iobus.reqLayer24.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer25.occupancy 32658000 # Layer occupancy (ticks)
system.iobus.reqLayer25.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer26.occupancy 101000 # Layer occupancy (ticks)
system.iobus.reqLayer26.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer27.occupancy 1042399628 # Layer occupancy (ticks)
system.iobus.reqLayer27.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer28.occupancy 30000 # Layer occupancy (ticks)
system.iobus.reqLayer28.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 93124000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer3.occupancy 178994733 # Layer occupancy (ticks)
system.iobus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer4.occupancy 297000 # Layer occupancy (ticks)
system.iobus.respLayer4.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 115455 # number of replacements
system.iocache.tags.tagsinuse 10.429644 # Cycle average of tags in use
system.iocache.tags.total_refs 3 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 115471 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0.000026 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 13090563453000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::realview.ethernet 3.541528 # Average occupied blocks per requestor
system.iocache.tags.occ_blocks::realview.ide 6.888116 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::realview.ethernet 0.221346 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::realview.ide 0.430507 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.651853 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 1039614 # Number of tag accesses
system.iocache.tags.data_accesses 1039614 # Number of data accesses
system.iocache.ReadReq_misses::realview.ethernet 37 # number of ReadReq misses
system.iocache.ReadReq_misses::realview.ide 8809 # number of ReadReq misses
system.iocache.ReadReq_misses::total 8846 # number of ReadReq misses
system.iocache.WriteReq_misses::realview.ethernet 3 # number of WriteReq misses
system.iocache.WriteReq_misses::total 3 # number of WriteReq misses
system.iocache.WriteInvalidateReq_misses::realview.ide 106664 # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total 106664 # number of WriteInvalidateReq misses
system.iocache.demand_misses::realview.ethernet 40 # number of demand (read+write) misses
system.iocache.demand_misses::realview.ide 8809 # number of demand (read+write) misses
system.iocache.demand_misses::total 8849 # number of demand (read+write) misses
system.iocache.overall_misses::realview.ethernet 40 # number of overall misses
system.iocache.overall_misses::realview.ide 8809 # number of overall misses
system.iocache.overall_misses::total 8849 # number of overall misses
system.iocache.ReadReq_miss_latency::realview.ethernet 5485000 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::realview.ide 1920259350 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 1925744350 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::realview.ethernet 339000 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 339000 # number of WriteReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::realview.ide 28938987545 # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total 28938987545 # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::realview.ethernet 5824000 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::realview.ide 1920259350 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 1926083350 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::realview.ethernet 5824000 # number of overall miss cycles
system.iocache.overall_miss_latency::realview.ide 1920259350 # number of overall miss cycles
system.iocache.overall_miss_latency::total 1926083350 # number of overall miss cycles
system.iocache.ReadReq_accesses::realview.ethernet 37 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::realview.ide 8809 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 8846 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::realview.ethernet 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::realview.ide 106664 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total 106664 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::realview.ethernet 40 # number of demand (read+write) accesses
system.iocache.demand_accesses::realview.ide 8809 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 8849 # number of demand (read+write) accesses
system.iocache.overall_accesses::realview.ethernet 40 # number of overall (read+write) accesses
system.iocache.overall_accesses::realview.ide 8809 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 8849 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::realview.ethernet 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::realview.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::realview.ethernet 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.WriteInvalidateReq_miss_rate::realview.ide 1 # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total 1 # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::realview.ethernet 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::realview.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::realview.ethernet 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::realview.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::realview.ethernet 148243.243243 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::realview.ide 217988.347145 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 217696.625593 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::realview.ethernet 113000 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 113000 # average WriteReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::realview.ide 271309.790979 # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 271309.790979 # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::realview.ethernet 145600 # average overall miss latency
system.iocache.demand_avg_miss_latency::realview.ide 217988.347145 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 217661.131201 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ethernet 145600 # average overall miss latency
system.iocache.overall_avg_miss_latency::realview.ide 217988.347145 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 217661.131201 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 227974 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 27752 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 8.214687 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 106631 # number of writebacks
system.iocache.writebacks::total 106631 # number of writebacks
system.iocache.ReadReq_mshr_misses::realview.ethernet 37 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::realview.ide 8809 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 8846 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::realview.ethernet 3 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 3 # number of WriteReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::realview.ide 106664 # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total 106664 # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::realview.ethernet 40 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::realview.ide 8809 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 8849 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::realview.ethernet 40 # number of overall MSHR misses
system.iocache.overall_mshr_misses::realview.ide 8809 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 8849 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::realview.ethernet 3561000 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::realview.ide 1462065868 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 1465626868 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::realview.ethernet 183000 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 183000 # number of WriteReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::realview.ide 23392010493 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total 23392010493 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ethernet 3744000 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::realview.ide 1462065868 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 1465809868 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ethernet 3744000 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::realview.ide 1462065868 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 1465809868 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::realview.ide 1 # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total 1 # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::realview.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::realview.ethernet 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::realview.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ethernet 96243.243243 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::realview.ide 165974.102395 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 165682.440425 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::realview.ethernet 61000 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 61000 # average WriteReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::realview.ide 219305.581011 # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 219305.581011 # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::realview.ide 165974.102395 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 165646.950842 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ethernet 93600 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::realview.ide 165974.102395 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 165646.950842 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.l2c.tags.replacements 1414814 # number of replacements
system.l2c.tags.tagsinuse 65356.208679 # Cycle average of tags in use
system.l2c.tags.total_refs 31586438 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 1477430 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 21.379313 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 2484527000 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 35855.564521 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.dtb.walker 171.544585 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 252.706280 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 3390.645466 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 10658.750636 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.dtb.walker 169.049447 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.itb.walker 250.456312 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 3915.870098 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 10691.621334 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.547112 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.dtb.walker 0.002618 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.003856 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.051737 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.162640 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.dtb.walker 0.002579 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.itb.walker 0.003822 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.059751 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.163141 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.997257 # Average percentage of cache occupancy
system.l2c.tags.occ_task_id_blocks::1023 354 # Occupied blocks per task id
system.l2c.tags.occ_task_id_blocks::1024 62262 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::3 1 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1023::4 353 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::0 112 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::1 517 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::2 2774 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::3 5014 # Occupied blocks per task id
system.l2c.tags.age_task_id_blocks_1024::4 53845 # Occupied blocks per task id
system.l2c.tags.occ_task_id_percent::1023 0.005402 # Percentage of cache occupancy per task id
system.l2c.tags.occ_task_id_percent::1024 0.950043 # Percentage of cache occupancy per task id
system.l2c.tags.tag_accesses 297087469 # Number of tag accesses
system.l2c.tags.data_accesses 297087469 # Number of data accesses
system.l2c.ReadReq_hits::cpu0.dtb.walker 549429 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 200595 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 8013735 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 3471974 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 542581 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 184113 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 8064127 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 3507527 # number of ReadReq hits
system.l2c.ReadReq_hits::total 24534081 # number of ReadReq hits
system.l2c.Writeback_hits::writebacks 8181117 # number of Writeback hits
system.l2c.Writeback_hits::total 8181117 # number of Writeback hits
system.l2c.WriteInvalidateReq_hits::cpu0.data 347604 # number of WriteInvalidateReq hits
system.l2c.WriteInvalidateReq_hits::cpu1.data 365500 # number of WriteInvalidateReq hits
system.l2c.WriteInvalidateReq_hits::total 713104 # number of WriteInvalidateReq hits
system.l2c.UpgradeReq_hits::cpu0.data 4965 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 5155 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 10120 # number of UpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu0.data 1 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::cpu1.data 5 # number of SCUpgradeReq hits
system.l2c.SCUpgradeReq_hits::total 6 # number of SCUpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 785554 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 813200 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 1598754 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 549429 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 200595 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 8013735 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 4257528 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 542581 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 184113 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 8064127 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 4320727 # number of demand (read+write) hits
system.l2c.demand_hits::total 26132835 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 549429 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 200595 # number of overall hits
system.l2c.overall_hits::cpu0.inst 8013735 # number of overall hits
system.l2c.overall_hits::cpu0.data 4257528 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 542581 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 184113 # number of overall hits
system.l2c.overall_hits::cpu1.inst 8064127 # number of overall hits
system.l2c.overall_hits::cpu1.data 4320727 # number of overall hits
system.l2c.overall_hits::total 26132835 # number of overall hits
system.l2c.ReadReq_misses::cpu0.dtb.walker 2620 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.itb.walker 2398 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 49272 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 160159 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.dtb.walker 2534 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.itb.walker 2288 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 47310 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 159515 # number of ReadReq misses
system.l2c.ReadReq_misses::total 426096 # number of ReadReq misses
system.l2c.WriteInvalidateReq_misses::cpu0.data 279272 # number of WriteInvalidateReq misses
system.l2c.WriteInvalidateReq_misses::cpu1.data 241385 # number of WriteInvalidateReq misses
system.l2c.WriteInvalidateReq_misses::total 520657 # number of WriteInvalidateReq misses
system.l2c.UpgradeReq_misses::cpu0.data 18107 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 18517 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 36624 # number of UpgradeReq misses
system.l2c.SCUpgradeReq_misses::cpu1.data 1 # number of SCUpgradeReq misses
system.l2c.SCUpgradeReq_misses::total 1 # number of SCUpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 287058 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 276629 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 563687 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.dtb.walker 2620 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.itb.walker 2398 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 49272 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 447217 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.dtb.walker 2534 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.itb.walker 2288 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 47310 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 436144 # number of demand (read+write) misses
system.l2c.demand_misses::total 989783 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.dtb.walker 2620 # number of overall misses
system.l2c.overall_misses::cpu0.itb.walker 2398 # number of overall misses
system.l2c.overall_misses::cpu0.inst 49272 # number of overall misses
system.l2c.overall_misses::cpu0.data 447217 # number of overall misses
system.l2c.overall_misses::cpu1.dtb.walker 2534 # number of overall misses
system.l2c.overall_misses::cpu1.itb.walker 2288 # number of overall misses
system.l2c.overall_misses::cpu1.inst 47310 # number of overall misses
system.l2c.overall_misses::cpu1.data 436144 # number of overall misses
system.l2c.overall_misses::total 989783 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu0.dtb.walker 212400491 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.itb.walker 197330496 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.inst 3854315483 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu0.data 13456201417 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.dtb.walker 203909739 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.itb.walker 185508995 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.inst 3706975739 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 13518734147 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 35335376507 # number of ReadReq miss cycles
system.l2c.WriteInvalidateReq_miss_latency::cpu0.data 1493436 # number of WriteInvalidateReq miss cycles
system.l2c.WriteInvalidateReq_miss_latency::cpu1.data 2029914 # number of WriteInvalidateReq miss cycles
system.l2c.WriteInvalidateReq_miss_latency::total 3523350 # number of WriteInvalidateReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu0.data 214252799 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 214249795 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 428502594 # number of UpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::cpu1.data 80500 # number of SCUpgradeReq miss cycles
system.l2c.SCUpgradeReq_miss_latency::total 80500 # number of SCUpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu0.data 27645550958 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 26547753140 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 54193304098 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu0.dtb.walker 212400491 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.itb.walker 197330496 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.inst 3854315483 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu0.data 41101752375 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.dtb.walker 203909739 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.itb.walker 185508995 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.inst 3706975739 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 40066487287 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 89528680605 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu0.dtb.walker 212400491 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.itb.walker 197330496 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.inst 3854315483 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu0.data 41101752375 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.dtb.walker 203909739 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.itb.walker 185508995 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.inst 3706975739 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 40066487287 # number of overall miss cycles
system.l2c.overall_miss_latency::total 89528680605 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 552049 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 202993 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 8063007 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 3632133 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 545115 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 186401 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 8111437 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 3667042 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 24960177 # number of ReadReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 8181117 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 8181117 # number of Writeback accesses(hits+misses)
system.l2c.WriteInvalidateReq_accesses::cpu0.data 626876 # number of WriteInvalidateReq accesses(hits+misses)
system.l2c.WriteInvalidateReq_accesses::cpu1.data 606885 # number of WriteInvalidateReq accesses(hits+misses)
system.l2c.WriteInvalidateReq_accesses::total 1233761 # number of WriteInvalidateReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 23072 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 23672 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 46744 # number of UpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu0.data 1 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::cpu1.data 6 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.SCUpgradeReq_accesses::total 7 # number of SCUpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 1072612 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 1089829 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 2162441 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 552049 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 202993 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 8063007 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 4704745 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 545115 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 186401 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 8111437 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 4756871 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 27122618 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 552049 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 202993 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 8063007 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 4704745 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 545115 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 186401 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 8111437 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 4756871 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 27122618 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.dtb.walker 0.004746 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.011813 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.006111 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.044095 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.dtb.walker 0.004649 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.itb.walker 0.012275 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.005833 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.043500 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.017071 # miss rate for ReadReq accesses
system.l2c.WriteInvalidateReq_miss_rate::cpu0.data 0.445498 # miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_miss_rate::cpu1.data 0.397744 # miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_miss_rate::total 0.422008 # miss rate for WriteInvalidateReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.784804 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.782232 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.783502 # miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::cpu1.data 0.166667 # miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_miss_rate::total 0.142857 # miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.267625 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.253828 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.260672 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.dtb.walker 0.004746 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.011813 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.006111 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.095057 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.dtb.walker 0.004649 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.itb.walker 0.012275 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.005833 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.091687 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.036493 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.dtb.walker 0.004746 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.011813 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.006111 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.095057 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.dtb.walker 0.004649 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.itb.walker 0.012275 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.005833 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.091687 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.036493 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu0.dtb.walker 81068.889695 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.itb.walker 82289.614679 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.inst 78225.269585 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu0.data 84017.766201 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.dtb.walker 80469.510260 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.itb.walker 81079.106206 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 78355.014564 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 84748.983776 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 82928.205163 # average ReadReq miss latency
system.l2c.WriteInvalidateReq_avg_miss_latency::cpu0.data 5.347604 # average WriteInvalidateReq miss latency
system.l2c.WriteInvalidateReq_avg_miss_latency::cpu1.data 8.409445 # average WriteInvalidateReq miss latency
system.l2c.WriteInvalidateReq_avg_miss_latency::total 6.767123 # average WriteInvalidateReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu0.data 11832.595074 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 11570.437706 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 11700.048984 # average UpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::cpu1.data 80500 # average SCUpgradeReq miss latency
system.l2c.SCUpgradeReq_avg_miss_latency::total 80500 # average SCUpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu0.data 96306.498889 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 95968.799873 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 96140.773333 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu0.dtb.walker 81068.889695 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.itb.walker 82289.614679 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.inst 78225.269585 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu0.data 91905.612656 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.dtb.walker 80469.510260 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.itb.walker 81079.106206 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 78355.014564 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 91865.272220 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 90452.837243 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.dtb.walker 81068.889695 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.itb.walker 82289.614679 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.inst 78225.269585 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu0.data 91905.612656 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.dtb.walker 80469.510260 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.itb.walker 81079.106206 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 78355.014564 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 91865.272220 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 90452.837243 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 1192634 # number of writebacks
system.l2c.writebacks::total 1192634 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu0.dtb.walker 10 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.itb.walker 38 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.inst 1 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu0.data 13 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.dtb.walker 15 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.itb.walker 33 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::cpu1.data 9 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 119 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu0.dtb.walker 10 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.itb.walker 38 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.inst 1 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu0.data 13 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.dtb.walker 15 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.itb.walker 33 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::cpu1.data 9 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 119 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu0.dtb.walker 10 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.itb.walker 38 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.inst 1 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu0.data 13 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.dtb.walker 15 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.itb.walker 33 # number of overall MSHR hits
system.l2c.overall_mshr_hits::cpu1.data 9 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 119 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu0.dtb.walker 2610 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.itb.walker 2360 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.inst 49271 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu0.data 160146 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.dtb.walker 2519 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.itb.walker 2255 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.inst 47310 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 159506 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 425977 # number of ReadReq MSHR misses
system.l2c.WriteInvalidateReq_mshr_misses::cpu0.data 279272 # number of WriteInvalidateReq MSHR misses
system.l2c.WriteInvalidateReq_mshr_misses::cpu1.data 241385 # number of WriteInvalidateReq MSHR misses
system.l2c.WriteInvalidateReq_mshr_misses::total 520657 # number of WriteInvalidateReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu0.data 18107 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 18517 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 36624 # number of UpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::cpu1.data 1 # number of SCUpgradeReq MSHR misses
system.l2c.SCUpgradeReq_mshr_misses::total 1 # number of SCUpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu0.data 287058 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 276629 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 563687 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu0.dtb.walker 2610 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.itb.walker 2360 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.inst 49271 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu0.data 447204 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.dtb.walker 2519 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.itb.walker 2255 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 47310 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 436135 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 989664 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu0.dtb.walker 2610 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.itb.walker 2360 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.inst 49271 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu0.data 447204 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.dtb.walker 2519 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.itb.walker 2255 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 47310 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 436135 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 989664 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu0.dtb.walker 179134241 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.itb.walker 165129496 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.inst 3235930761 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu0.data 11464336939 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.dtb.walker 171301239 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.itb.walker 154858995 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 3112967761 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 11534967229 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 30018626661 # number of ReadReq MSHR miss cycles
system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu0.data 10593405856 # number of WriteInvalidateReq MSHR miss cycles
system.l2c.WriteInvalidateReq_mshr_miss_latency::cpu1.data 9513595958 # number of WriteInvalidateReq MSHR miss cycles
system.l2c.WriteInvalidateReq_mshr_miss_latency::total 20107001814 # number of WriteInvalidateReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu0.data 181345601 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 185397510 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 366743111 # number of UpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::cpu1.data 68500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.SCUpgradeReq_mshr_miss_latency::total 68500 # number of SCUpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu0.data 24068781040 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 23100678846 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 47169459886 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.dtb.walker 179134241 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.itb.walker 165129496 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.inst 3235930761 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu0.data 35533117979 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.dtb.walker 171301239 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.itb.walker 154858995 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 3112967761 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 34635646075 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 77188086547 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.dtb.walker 179134241 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.itb.walker 165129496 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.inst 3235930761 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu0.data 35533117979 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.dtb.walker 171301239 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.itb.walker 154858995 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 3112967761 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 34635646075 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 77188086547 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.inst 654614249 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu0.data 2623804750 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.inst 425309250 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 2653037250 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 6356765499 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu0.data 2607030000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 2564595500 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 5171625500 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.inst 654614249 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu0.data 5230834750 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.inst 425309250 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 5217632750 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 11528390999 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu0.dtb.walker 0.004728 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.itb.walker 0.011626 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.inst 0.006111 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu0.data 0.044091 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.dtb.walker 0.004621 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.itb.walker 0.012098 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.005833 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.043497 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.017066 # mshr miss rate for ReadReq accesses
system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu0.data 0.445498 # mshr miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_mshr_miss_rate::cpu1.data 0.397744 # mshr miss rate for WriteInvalidateReq accesses
system.l2c.WriteInvalidateReq_mshr_miss_rate::total 0.422008 # mshr miss rate for WriteInvalidateReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu0.data 0.784804 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.782232 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.783502 # mshr miss rate for UpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::cpu1.data 0.166667 # mshr miss rate for SCUpgradeReq accesses
system.l2c.SCUpgradeReq_mshr_miss_rate::total 0.142857 # mshr miss rate for SCUpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu0.data 0.267625 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.253828 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.260672 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu0.dtb.walker 0.004728 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.itb.walker 0.011626 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.inst 0.006111 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu0.data 0.095054 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.dtb.walker 0.004621 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.itb.walker 0.012098 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.005833 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.091685 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.036489 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu0.dtb.walker 0.004728 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.itb.walker 0.011626 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.inst 0.006111 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu0.data 0.095054 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.dtb.walker 0.004621 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.itb.walker 0.012098 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.005833 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.091685 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.036489 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.dtb.walker 68633.808812 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.itb.walker 69970.125424 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.inst 65676.173835 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu0.data 71586.782929 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.dtb.walker 68003.667725 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.itb.walker 68673.611973 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 65799.360833 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 72316.823373 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 70470.064489 # average ReadReq mshr miss latency
system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu0.data 37932.216105 # average WriteInvalidateReq mshr miss latency
system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::cpu1.data 39412.539959 # average WriteInvalidateReq mshr miss latency
system.l2c.WriteInvalidateReq_avg_mshr_miss_latency::total 38618.518168 # average WriteInvalidateReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu0.data 10015.220688 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10012.286547 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10013.737194 # average UpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 68500 # average SCUpgradeReq mshr miss latency
system.l2c.SCUpgradeReq_avg_mshr_miss_latency::total 68500 # average SCUpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu0.data 83846.404002 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 83507.798698 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 83680.233686 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.dtb.walker 68633.808812 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.itb.walker 69970.125424 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.inst 65676.173835 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu0.data 79456.172080 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.dtb.walker 68003.667725 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.itb.walker 68673.611973 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 65799.360833 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 79414.965722 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 77994.234960 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.dtb.walker 68633.808812 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.itb.walker 69970.125424 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.inst 65676.173835 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu0.data 79456.172080 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.dtb.walker 68003.667725 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.itb.walker 68673.611973 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 65799.360833 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 79414.965722 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 77994.234960 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu0.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.inst inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu0.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu0.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.inst inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 489224 # Transaction distribution
system.membus.trans_dist::ReadResp 489224 # Transaction distribution
system.membus.trans_dist::WriteReq 33860 # Transaction distribution
system.membus.trans_dist::WriteResp 33860 # Transaction distribution
system.membus.trans_dist::Writeback 1299265 # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq 627170 # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp 627170 # Transaction distribution
system.membus.trans_dist::UpgradeReq 37411 # Transaction distribution
system.membus.trans_dist::SCUpgradeReq 1 # Transaction distribution
system.membus.trans_dist::UpgradeResp 37412 # Transaction distribution
system.membus.trans_dist::ReadExReq 563054 # Transaction distribution
system.membus.trans_dist::ReadExResp 563054 # Transaction distribution
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 123190 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.nvmem.port 78 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.realview.gic.pio 6870 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 4332246 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 4462384 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 335088 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 335088 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 4797472 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.bridge.slave 156320 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.nvmem.port 2212 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.realview.gic.pio 13740 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::system.physmem.port 174236076 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2c.mem_side::total 174408348 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 14052800 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 14052800 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 188461148 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 3233 # Total snoops (count)
system.membus.snoop_fanout::samples 2961771 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 2961771 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 2961771 # Request fanout histogram
system.membus.reqLayer0.occupancy 99708500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 54328 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 5504999 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer5.occupancy 18802986477 # Layer occupancy (ticks)
system.membus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 10120184001 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer3.occupancy 186568267 # Layer occupancy (ticks)
system.membus.respLayer3.utilization 0.0 # Layer utilization (%)
system.realview.ethernet.txBytes 966 # Bytes Transmitted
system.realview.ethernet.txPackets 3 # Number of Packets Transmitted
system.realview.ethernet.txIpChecksums 0 # Number of tx IP Checksums done by device
system.realview.ethernet.txTcpChecksums 0 # Number of tx TCP Checksums done by device
system.realview.ethernet.txUdpChecksums 0 # Number of tx UDP Checksums done by device
system.realview.ethernet.descDMAReads 0 # Number of descriptors the device read w/ DMA
system.realview.ethernet.descDMAWrites 0 # Number of descriptors the device wrote w/ DMA
system.realview.ethernet.descDmaReadBytes 0 # number of descriptor bytes read w/ DMA
system.realview.ethernet.descDmaWriteBytes 0 # number of descriptor bytes write w/ DMA
system.realview.ethernet.totBandwidth 150 # Total Bandwidth (bits/s)
system.realview.ethernet.totPackets 3 # Total Packets
system.realview.ethernet.totBytes 966 # Total Bytes
system.realview.ethernet.totPPS 0 # Total Tranmission Rate (packets/s)
system.realview.ethernet.txBandwidth 150 # Transmit Bandwidth (bits/s)
system.realview.ethernet.txPPS 0 # Packet Tranmission Rate (packets/s)
system.realview.ethernet.postedSwi 0 # number of software interrupts posted to CPU
system.realview.ethernet.coalescedSwi 0 # average number of Swi's coalesced into each post
system.realview.ethernet.totalSwi 0 # total number of Swi written to ISR
system.realview.ethernet.postedRxIdle 0 # number of rxIdle interrupts posted to CPU
system.realview.ethernet.coalescedRxIdle 0 # average number of RxIdle's coalesced into each post
system.realview.ethernet.totalRxIdle 0 # total number of RxIdle written to ISR
system.realview.ethernet.postedRxOk 0 # number of RxOk interrupts posted to CPU
system.realview.ethernet.coalescedRxOk 0 # average number of RxOk's coalesced into each post
system.realview.ethernet.totalRxOk 0 # total number of RxOk written to ISR
system.realview.ethernet.postedRxDesc 0 # number of RxDesc interrupts posted to CPU
system.realview.ethernet.coalescedRxDesc 0 # average number of RxDesc's coalesced into each post
system.realview.ethernet.totalRxDesc 0 # total number of RxDesc written to ISR
system.realview.ethernet.postedTxOk 0 # number of TxOk interrupts posted to CPU
system.realview.ethernet.coalescedTxOk 0 # average number of TxOk's coalesced into each post
system.realview.ethernet.totalTxOk 0 # total number of TxOk written to ISR
system.realview.ethernet.postedTxIdle 0 # number of TxIdle interrupts posted to CPU
system.realview.ethernet.coalescedTxIdle 0 # average number of TxIdle's coalesced into each post
system.realview.ethernet.totalTxIdle 0 # total number of TxIdle written to ISR
system.realview.ethernet.postedTxDesc 0 # number of TxDesc interrupts posted to CPU
system.realview.ethernet.coalescedTxDesc 0 # average number of TxDesc's coalesced into each post
system.realview.ethernet.totalTxDesc 0 # total number of TxDesc written to ISR
system.realview.ethernet.postedRxOrn 0 # number of RxOrn posted to CPU
system.realview.ethernet.coalescedRxOrn 0 # average number of RxOrn's coalesced into each post
system.realview.ethernet.totalRxOrn 0 # total number of RxOrn written to ISR
system.realview.ethernet.coalescedTotal 0 # average number of interrupts coalesced into each post
system.realview.ethernet.postedInterrupts 18 # number of posts to CPU
system.realview.ethernet.droppedPackets 0 # number of packets dropped
system.toL2Bus.trans_dist::ReadReq 25574289 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 25566182 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 33860 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 33860 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 8181117 # Transaction distribution
system.toL2Bus.trans_dist::WriteInvalidateReq 1340428 # Transaction distribution
system.toL2Bus.trans_dist::WriteInvalidateResp 1233761 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 46747 # Transaction distribution
system.toL2Bus.trans_dist::SCUpgradeReq 7 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 46754 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 2162441 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 2162441 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 32390529 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 29801361 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.dma::system.l2c.cpu_side 923404 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 2600212 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 65715506 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 1036485248 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 1208333724 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.itb.walker.dma::system.l2c.cpu_side 3115152 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size_system.cpu0.dtb.walker.dma::system.l2c.cpu_side 8777312 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.pkt_size::total 2256711436 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.snoops 667123 # Total snoops (count)
system.toL2Bus.snoop_fanout::samples 37442651 # Request fanout histogram
system.toL2Bus.snoop_fanout::mean 5.003085 # Request fanout histogram
system.toL2Bus.snoop_fanout::stdev 0.055458 # Request fanout histogram
system.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::3 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::4 0 0.00% 0.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::5 37327135 99.69% 99.69% # Request fanout histogram
system.toL2Bus.snoop_fanout::6 115516 0.31% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.toL2Bus.snoop_fanout::min_value 5 # Request fanout histogram
system.toL2Bus.snoop_fanout::max_value 6 # Request fanout histogram
system.toL2Bus.snoop_fanout::total 37442651 # Request fanout histogram
system.toL2Bus.reqLayer0.occupancy 56492183787 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 3327000 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 72944134855 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 43405971950 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 537017212 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 1517407654 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 16420 # number of quiesce instructions executed
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|