blob: 317043d0e09549c850f200a1aeae852a044372e7 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
|
---------- Begin Simulation Statistics ----------
sim_seconds 5.132970 # Number of seconds simulated
sim_ticks 5132969930500 # Number of ticks simulated
final_tick 5132969930500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 124251 # Simulator instruction rate (inst/s)
host_op_rate 245606 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 1563205434 # Simulator tick rate (ticks/s)
host_mem_usage 769808 # Number of bytes of host memory used
host_seconds 3283.62 # Real time elapsed on the host
sim_insts 407992820 # Number of instructions simulated
sim_ops 806477449 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::pc.south_bridge.ide 2455424 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 2880 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 384 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 1078336 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10828544 # Number of bytes read from this memory
system.physmem.bytes_read::total 14365568 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 1078336 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1078336 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 9561728 # Number of bytes written to this memory
system.physmem.bytes_written::total 9561728 # Number of bytes written to this memory
system.physmem.num_reads::pc.south_bridge.ide 38366 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 45 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 6 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 16849 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 169196 # Number of read requests responded to by this memory
system.physmem.num_reads::total 224462 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 149402 # Number of write requests responded to by this memory
system.physmem.num_writes::total 149402 # Number of write requests responded to by this memory
system.physmem.bw_read::pc.south_bridge.ide 478363 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 561 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 75 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 210080 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2109606 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2798685 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 210080 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 210080 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1862806 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1862806 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1862806 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::pc.south_bridge.ide 478363 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 561 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 75 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 210080 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2109606 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4661492 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 224462 # Total number of read requests seen
system.physmem.writeReqs 149402 # Total number of write requests seen
system.physmem.cpureqs 377855 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 14365568 # Total number of bytes read from memory
system.physmem.bytesWritten 9561728 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 14365568 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 9561728 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 117 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 3983 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 14085 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 13102 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 13279 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 16301 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 13529 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 13167 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 13352 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 16230 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 13914 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 13149 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 13590 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 15875 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 13170 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 12525 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 13306 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 15771 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 9020 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 8543 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 8624 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 11619 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 8726 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 8620 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 8763 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 11646 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 9037 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 8560 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 8885 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 11311 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 8333 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 8041 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 8600 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 11074 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 8 # Number of times wr buffer was full causing retry
system.physmem.totGap 5132969877000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 224462 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # Categorize write packet sizes
system.physmem.writePktSize::1 0 # Categorize write packet sizes
system.physmem.writePktSize::2 0 # Categorize write packet sizes
system.physmem.writePktSize::3 0 # Categorize write packet sizes
system.physmem.writePktSize::4 0 # Categorize write packet sizes
system.physmem.writePktSize::5 0 # Categorize write packet sizes
system.physmem.writePktSize::6 149402 # Categorize write packet sizes
system.physmem.rdQLenPdf::0 173725 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 19496 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 7507 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 3528 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 3016 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2369 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1847 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1787 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1703 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1643 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 1099 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 996 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 911 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 849 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 783 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 765 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 852 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 836 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 389 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 218 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 24 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 5343 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 5697 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 6328 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 6401 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 6437 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 6470 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 6476 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 6481 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 6485 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 6496 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 6495 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 6495 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 6495 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6495 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6495 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6495 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 1153 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 799 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 168 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 95 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 59 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 26 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 20 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 15 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 11 # What write queue length does an incoming req see
system.physmem.totQLat 4645349999 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 9161289999 # Sum of mem lat for all requests
system.physmem.totBusLat 1121725000 # Total cycles spent in databus access
system.physmem.totBankLat 3394215000 # Total cycles spent in bank access
system.physmem.avgQLat 20706.28 # Average queueing delay per request
system.physmem.avgBankLat 15129.44 # Average bank access latency per request
system.physmem.avgBusLat 5000.00 # Average bus latency per request
system.physmem.avgMemAccLat 40835.72 # Average memory access latency
system.physmem.avgRdBW 2.80 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 1.86 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 2.80 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 1.86 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.00 # Average read queue length over time
system.physmem.avgWrQLen 14.56 # Average write queue length over time
system.physmem.readRowHits 193479 # Number of row buffer hits during reads
system.physmem.writeRowHits 105949 # Number of row buffer hits during writes
system.physmem.readRowHitRate 86.24 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 70.92 # Row buffer hit rate for writes
system.physmem.avgGap 13729510.94 # Average gap between requests
system.iocache.replacements 47582 # number of replacements
system.iocache.tagsinuse 0.103934 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 47598 # Sample count of references to valid blocks.
system.iocache.avg_refs 0 # Average number of references to valid blocks.
system.iocache.warmup_cycle 4992018141000 # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::pc.south_bridge.ide 0.103934 # Average occupied blocks per requestor
system.iocache.occ_percent::pc.south_bridge.ide 0.006496 # Average percentage of cache occupancy
system.iocache.occ_percent::total 0.006496 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::pc.south_bridge.ide 917 # number of ReadReq misses
system.iocache.ReadReq_misses::total 917 # number of ReadReq misses
system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses
system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses
system.iocache.demand_misses::pc.south_bridge.ide 47637 # number of demand (read+write) misses
system.iocache.demand_misses::total 47637 # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide 47637 # number of overall misses
system.iocache.overall_misses::total 47637 # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 144155397 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 144155397 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 9929896111 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 9929896111 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide 10074051508 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 10074051508 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide 10074051508 # number of overall miss cycles
system.iocache.overall_miss_latency::total 10074051508 # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide 917 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 917 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide 47637 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 47637 # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide 47637 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 47637 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 157203.268266 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 157203.268266 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 212540.584568 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 212540.584568 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 211475.355459 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 211475.355459 # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 211475.355459 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 211475.355459 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 131232 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 11911 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 11.017715 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 46667 # number of writebacks
system.iocache.writebacks::total 46667 # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 917 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 917 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide 47637 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 47637 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide 47637 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 47637 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 96449927 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 96449927 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 7499098563 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 7499098563 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 7595548490 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 7595548490 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 7595548490 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 7595548490 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 105179.854962 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 105179.854962 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 160511.527461 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 160511.527461 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 159446.406995 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 159446.406995 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 159446.406995 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 159446.406995 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions.
system.cpu.branchPred.lookups 86228247 # Number of BP lookups
system.cpu.branchPred.condPredicted 86228247 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 1109691 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 81322722 # Number of BTB lookups
system.cpu.branchPred.BTBHits 79235054 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 97.432860 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.numCycles 448477988 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 27463696 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 426083477 # Number of instructions fetch has processed
system.cpu.fetch.Branches 86228247 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 79235054 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 163617772 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 4719624 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 125826 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.BlockedCycles 63227537 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 35895 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 53383 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 393 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 9034836 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 484573 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 2662 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 258095876 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 3.259036 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.417947 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 94906138 36.77% 36.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1565225 0.61% 37.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 71916844 27.86% 65.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 940016 0.36% 65.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 1600383 0.62% 66.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 2424857 0.94% 67.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1078498 0.42% 67.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1383259 0.54% 68.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 82280656 31.88% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 258095876 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.192269 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.950066 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 31171664 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 60678279 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 159406116 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 3268443 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 3571374 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 838032918 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 987 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 3571374 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 33913667 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 37519467 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 11021070 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 159605851 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 12464447 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 834371126 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 19504 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 5869459 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 4764277 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 8601 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 995955832 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1811371309 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1811370333 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 976 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 964482413 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 31473412 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 459237 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 467213 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 28827657 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 17084902 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 10144761 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1200685 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 943086 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 828239567 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 1251844 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 823277169 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 150176 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 22096824 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 33604785 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 197691 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 258095876 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 3.189811 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.384487 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 71559419 27.73% 27.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 15540861 6.02% 33.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 10303423 3.99% 37.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 7474044 2.90% 40.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 75918752 29.41% 70.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 3850758 1.49% 71.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 72514611 28.10% 99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 781198 0.30% 99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 152810 0.06% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 258095876 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 369026 34.39% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 34.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 552435 51.48% 85.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 151573 14.13% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 311214 0.04% 0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 795705202 96.65% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 17863780 2.17% 98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 9396973 1.14% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 823277169 # Type of FU issued
system.cpu.iq.rate 1.835714 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1073034 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001303 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1906003583 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 851598062 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 818801577 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 376 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 450 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 94 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 824038818 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 171 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1644527 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 3094800 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 23435 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11502 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1720038 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 1932547 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 11959 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 3571374 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 26260647 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 2115726 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 829491411 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 321621 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 17084902 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 10144761 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 719315 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1617594 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 12405 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11502 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 654420 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 592576 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1246996 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 821399469 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 17452724 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1877699 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 26617414 # number of memory reference insts executed
system.cpu.iew.exec_branches 83217280 # Number of branches executed
system.cpu.iew.exec_stores 9164690 # Number of stores executed
system.cpu.iew.exec_rate 1.831527 # Inst execution rate
system.cpu.iew.wb_sent 820937084 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 818801671 # cumulative count of insts written-back
system.cpu.iew.wb_producers 639944880 # num instructions producing a value
system.cpu.iew.wb_consumers 1045797819 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.825734 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.611920 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 22903910 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 1054151 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1114557 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 254524502 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 3.168565 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.854370 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 82731188 32.50% 32.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 11811542 4.64% 37.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3909670 1.54% 38.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 74949600 29.45% 68.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2435927 0.96% 69.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1480813 0.58% 69.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 938860 0.37% 70.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 70918382 27.86% 97.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5348520 2.10% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 254524502 # Number of insts commited each cycle
system.cpu.commit.committedInsts 407992820 # Number of instructions committed
system.cpu.commit.committedOps 806477449 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 22414822 # Number of memory references committed
system.cpu.commit.loads 13990099 # Number of loads committed
system.cpu.commit.membars 474403 # Number of memory barriers committed
system.cpu.commit.branches 82204209 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 735419466 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 5348520 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1078479140 # The number of ROB reads
system.cpu.rob.rob_writes 1662352652 # The number of ROB writes
system.cpu.timesIdled 1219186 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 190382112 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 9817459293 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 407992820 # Number of Instructions Simulated
system.cpu.committedOps 806477449 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 407992820 # Number of Instructions Simulated
system.cpu.cpi 1.099230 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.099230 # CPI: Total CPI of All Threads
system.cpu.ipc 0.909728 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.909728 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1507089895 # number of integer regfile reads
system.cpu.int_regfile_writes 977019847 # number of integer regfile writes
system.cpu.fp_regfile_reads 94 # number of floating regfile reads
system.cpu.misc_regfile_reads 264717116 # number of misc regfile reads
system.cpu.misc_regfile_writes 402314 # number of misc regfile writes
system.cpu.icache.replacements 1047040 # number of replacements
system.cpu.icache.tagsinuse 510.337680 # Cycle average of tags in use
system.cpu.icache.total_refs 7922656 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1047552 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 7.563019 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 56182186000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 510.337680 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.996753 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.996753 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 7922656 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 7922656 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 7922656 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 7922656 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 7922656 # number of overall hits
system.cpu.icache.overall_hits::total 7922656 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1112177 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1112177 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1112177 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1112177 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1112177 # number of overall misses
system.cpu.icache.overall_misses::total 1112177 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 15267217991 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 15267217991 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 15267217991 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 15267217991 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 15267217991 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 15267217991 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 9034833 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 9034833 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 9034833 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 9034833 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 9034833 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 9034833 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.123099 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.123099 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.123099 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.123099 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.123099 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.123099 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13727.327567 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13727.327567 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13727.327567 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13727.327567 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13727.327567 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13727.327567 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 9786 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 290 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 33.744828 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 62286 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 62286 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 62286 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 62286 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 62286 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 62286 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1049891 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1049891 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1049891 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1049891 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1049891 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1049891 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12557489993 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 12557489993 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12557489993 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 12557489993 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12557489993 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 12557489993 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116205 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116205 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116205 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.116205 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116205 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.116205 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11960.755919 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11960.755919 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11960.755919 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11960.755919 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11960.755919 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11960.755919 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements 9201 # number of replacements
system.cpu.itb_walker_cache.tagsinuse 6.008096 # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs 25985 # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs 9214 # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs 2.820165 # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle 5102794236000 # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker 6.008096 # Average occupied blocks per requestor
system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker 0.375506 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.occ_percent::total 0.375506 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 25989 # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total 25989 # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 25991 # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total 25991 # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 25991 # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total 25991 # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 10086 # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total 10086 # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 10086 # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total 10086 # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 10086 # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total 10086 # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 117807500 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total 117807500 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 117807500 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total 117807500 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 117807500 # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total 117807500 # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 36075 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total 36075 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 36077 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total 36077 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 36077 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total 36077 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.279584 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.279584 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.279569 # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total 0.279569 # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.279569 # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total 0.279569 # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11680.299425 # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11680.299425 # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11680.299425 # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11680.299425 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11680.299425 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11680.299425 # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.itb_walker_cache.writebacks::writebacks 1386 # number of writebacks
system.cpu.itb_walker_cache.writebacks::total 1386 # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 10086 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 10086 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 10086 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total 10086 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 10086 # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total 10086 # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 97635500 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 97635500 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 97635500 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 97635500 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 97635500 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 97635500 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.279584 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.279584 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.279569 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.279569 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.279569 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.279569 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9680.299425 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9680.299425 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9680.299425 # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9680.299425 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9680.299425 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9680.299425 # average overall mshr miss latency
system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements 108065 # number of replacements
system.cpu.dtb_walker_cache.tagsinuse 12.354963 # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs 134808 # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs 108080 # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs 1.247298 # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle 5099892629000 # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker 12.354963 # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker 0.772185 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.occ_percent::total 0.772185 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 134808 # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total 134808 # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 134808 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total 134808 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 134808 # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total 134808 # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 109105 # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total 109105 # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 109105 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total 109105 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 109105 # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total 109105 # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 1388403500 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 1388403500 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 1388403500 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total 1388403500 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 1388403500 # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total 1388403500 # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 243913 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total 243913 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 243913 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total 243913 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 243913 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total 243913 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.447311 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.447311 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.447311 # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total 0.447311 # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.447311 # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total 0.447311 # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12725.388387 # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12725.388387 # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12725.388387 # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12725.388387 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12725.388387 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12725.388387 # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.dtb_walker_cache.writebacks::writebacks 24362 # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total 24362 # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 109105 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 109105 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 109105 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total 109105 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 109105 # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total 109105 # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1170193500 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 1170193500 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 1170193500 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 1170193500 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 1170193500 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 1170193500 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.447311 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.447311 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.447311 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.447311 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.447311 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.447311 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10725.388387 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10725.388387 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10725.388387 # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10725.388387 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10725.388387 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10725.388387 # average overall mshr miss latency
system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1660424 # number of replacements
system.cpu.dcache.tagsinuse 511.994188 # Cycle average of tags in use
system.cpu.dcache.total_refs 19105277 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1660936 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 11.502717 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 27985000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.994188 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999989 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999989 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 11003963 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 11003963 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 8096336 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 8096336 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 19100299 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 19100299 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 19100299 # number of overall hits
system.cpu.dcache.overall_hits::total 19100299 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2241441 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2241441 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 318912 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 318912 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2560353 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2560353 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2560353 # number of overall misses
system.cpu.dcache.overall_misses::total 2560353 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 32061348000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 32061348000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 9677558995 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 9677558995 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 41738906995 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 41738906995 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 41738906995 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 41738906995 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 13245404 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13245404 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 8415248 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 8415248 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 21660652 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 21660652 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 21660652 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 21660652 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.169224 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.169224 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037897 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.037897 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.118203 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.118203 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.118203 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.118203 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14303.900036 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14303.900036 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30345.546718 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30345.546718 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16302.012650 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16302.012650 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16302.012650 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16302.012650 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 390714 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 42563 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.179663 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1561895 # number of writebacks
system.cpu.dcache.writebacks::total 1561895 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 868390 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 868390 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 26484 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 26484 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 894874 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 894874 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 894874 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 894874 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1373051 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1373051 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 292428 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 292428 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1665479 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1665479 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1665479 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1665479 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17447685000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 17447685000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8836657995 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8836657995 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26284342995 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 26284342995 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26284342995 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 26284342995 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97349027500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97349027500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2523629000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2523629000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99872656500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 99872656500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.103662 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.103662 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034750 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034750 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076890 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.076890 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076890 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.076890 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12707.237386 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12707.237386 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30218.234899 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30218.234899 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15781.851945 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15781.851945 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15781.851945 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15781.851945 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 113316 # number of replacements
system.cpu.l2cache.tagsinuse 64844.947508 # Cycle average of tags in use
system.cpu.l2cache.total_refs 3926990 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 177399 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 22.136483 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 218233367500 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 50081.422465 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.dtb.walker 7.214267 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.131819 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 3279.773941 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 11476.405015 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.764182 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000110 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.050045 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.175116 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.989455 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 104037 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 8366 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst 1030644 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1335229 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 2478276 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1587643 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1587643 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 340 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 340 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 155070 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 155070 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 104037 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 8366 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 1030644 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1490299 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2633346 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 104037 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 8366 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 1030644 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1490299 # number of overall hits
system.cpu.l2cache.overall_hits::total 2633346 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 45 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 6 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst 16850 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 36755 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 53656 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 3711 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 3711 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 133382 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 133382 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 45 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 6 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 16850 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 170137 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 187038 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 45 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 6 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 16850 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 170137 # number of overall misses
system.cpu.l2cache.overall_misses::total 187038 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 4321500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 844000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1148867000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2499324500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 3653357000 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17608000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 17608000 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6900952000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 6900952000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 4321500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 844000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 1148867000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 9400276500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 10554309000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 4321500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 844000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 1148867000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 9400276500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 10554309000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 104082 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 8372 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1047494 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1371984 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 2531932 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1587643 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1587643 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4051 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 4051 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 288452 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 288452 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 104082 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 8372 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 1047494 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1660436 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2820384 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 104082 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 8372 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1047494 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1660436 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2820384 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000432 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000717 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016086 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026790 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.021192 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.916070 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.916070 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.462406 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.462406 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000432 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000717 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016086 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.102465 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.066317 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000432 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000717 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016086 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.102465 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.066317 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 96033.333333 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 140666.666667 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 68182.017804 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 67999.578289 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 68088.508275 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 4744.812719 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 4744.812719 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51738.255537 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51738.255537 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 96033.333333 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 140666.666667 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68182.017804 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 55251.218136 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 56428.688288 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 96033.333333 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 140666.666667 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68182.017804 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 55251.218136 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 56428.688288 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 102735 # number of writebacks
system.cpu.l2cache.writebacks::total 102735 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 2 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 45 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 6 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16849 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 36754 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 53654 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3711 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 3711 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133382 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 133382 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 45 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 6 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 16849 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 170136 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 187036 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 45 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 6 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 16849 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 170136 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 187036 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 3761043 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 768755 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 939262274 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2042484891 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2986276963 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 38121191 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 38121191 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5255773881 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5255773881 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 3761043 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 768755 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 939262274 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 7298258772 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 8242050844 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 3761043 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 768755 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 939262274 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 7298258772 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 8242050844 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89236734500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89236734500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2358597000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2358597000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91595331500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91595331500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000432 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000717 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016085 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026789 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021191 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.916070 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.916070 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.462406 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.462406 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000432 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000717 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016085 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102465 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.066316 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000432 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000717 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016085 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102465 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.066316 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 83578.733333 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 128125.833333 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 55745.876551 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 55571.771535 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55658.049036 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10272.484775 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10272.484775 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39403.921676 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39403.921676 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 83578.733333 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 128125.833333 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 55745.876551 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 42896.616660 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 44066.654783 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 83578.733333 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 128125.833333 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 55745.876551 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 42896.616660 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 44066.654783 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|