blob: 467207c9e90fb02e700dbdf47e03a5ab32cbcadc (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
|
---------- Begin Simulation Statistics ----------
sim_seconds 5.133933 # Number of seconds simulated
sim_ticks 5133933067000 # Number of ticks simulated
final_tick 5133933067000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 186687 # Simulator instruction rate (inst/s)
host_op_rate 369023 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 2350538489 # Simulator tick rate (ticks/s)
host_mem_usage 736008 # Number of bytes of host memory used
host_seconds 2184.15 # Real time elapsed on the host
sim_insts 407751929 # Number of instructions simulated
sim_ops 806002693 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::pc.south_bridge.ide 2437184 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 3904 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 1029376 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10746496 # Number of bytes read from this memory
system.physmem.bytes_read::total 14217280 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 1029376 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1029376 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 9492672 # Number of bytes written to this memory
system.physmem.bytes_written::total 9492672 # Number of bytes written to this memory
system.physmem.num_reads::pc.south_bridge.ide 38081 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 61 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 16084 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 167914 # Number of read requests responded to by this memory
system.physmem.num_reads::total 222145 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 148323 # Number of write requests responded to by this memory
system.physmem.num_writes::total 148323 # Number of write requests responded to by this memory
system.physmem.bw_read::pc.south_bridge.ide 474721 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 760 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 62 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 200504 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2093229 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2769276 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 200504 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 200504 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1849006 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1849006 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1849006 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::pc.south_bridge.ide 474721 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 760 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 62 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 200504 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2093229 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4618282 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 222145 # Number of read requests accepted
system.physmem.writeReqs 148323 # Number of write requests accepted
system.physmem.readBursts 222145 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 148323 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 14211648 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 5632 # Total number of bytes read from write queue
system.physmem.bytesWritten 9492416 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 14217280 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 9492672 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 88 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 1715 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 14970 # Per bank write bursts
system.physmem.perBankRdBursts::1 13960 # Per bank write bursts
system.physmem.perBankRdBursts::2 14769 # Per bank write bursts
system.physmem.perBankRdBursts::3 13764 # Per bank write bursts
system.physmem.perBankRdBursts::4 13644 # Per bank write bursts
system.physmem.perBankRdBursts::5 13392 # Per bank write bursts
system.physmem.perBankRdBursts::6 13407 # Per bank write bursts
system.physmem.perBankRdBursts::7 13589 # Per bank write bursts
system.physmem.perBankRdBursts::8 13408 # Per bank write bursts
system.physmem.perBankRdBursts::9 13258 # Per bank write bursts
system.physmem.perBankRdBursts::10 13821 # Per bank write bursts
system.physmem.perBankRdBursts::11 13878 # Per bank write bursts
system.physmem.perBankRdBursts::12 14332 # Per bank write bursts
system.physmem.perBankRdBursts::13 14527 # Per bank write bursts
system.physmem.perBankRdBursts::14 13749 # Per bank write bursts
system.physmem.perBankRdBursts::15 13589 # Per bank write bursts
system.physmem.perBankWrBursts::0 10370 # Per bank write bursts
system.physmem.perBankWrBursts::1 9405 # Per bank write bursts
system.physmem.perBankWrBursts::2 9871 # Per bank write bursts
system.physmem.perBankWrBursts::3 9165 # Per bank write bursts
system.physmem.perBankWrBursts::4 9017 # Per bank write bursts
system.physmem.perBankWrBursts::5 8953 # Per bank write bursts
system.physmem.perBankWrBursts::6 8740 # Per bank write bursts
system.physmem.perBankWrBursts::7 8992 # Per bank write bursts
system.physmem.perBankWrBursts::8 8721 # Per bank write bursts
system.physmem.perBankWrBursts::9 8568 # Per bank write bursts
system.physmem.perBankWrBursts::10 9309 # Per bank write bursts
system.physmem.perBankWrBursts::11 9216 # Per bank write bursts
system.physmem.perBankWrBursts::12 9686 # Per bank write bursts
system.physmem.perBankWrBursts::13 9800 # Per bank write bursts
system.physmem.perBankWrBursts::14 9415 # Per bank write bursts
system.physmem.perBankWrBursts::15 9091 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 8 # Number of times write queue was full causing retry
system.physmem.totGap 5133933013500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 222145 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 148323 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 174666 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 21456 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 6950 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 2913 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2112 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2066 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1506 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1520 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1430 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1072 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 864 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 755 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 678 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 656 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 606 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 583 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 571 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 555 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 538 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 523 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 33 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 6022 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 6256 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 6299 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 6341 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 6448 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 6596 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 6608 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 6666 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 6998 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 7022 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 7020 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 7083 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 7644 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 7121 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 7236 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 7399 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 7458 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 6317 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 6247 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 6188 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6157 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6233 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 386 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 282 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 69 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 52 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 42 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 36 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 32 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 23 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 20 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 22 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 68754 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 344.735608 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 150.882581 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 1084.800437 # Bytes accessed per row activation
system.physmem.bytesPerActivate::64-67 30893 44.93% 44.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-131 10573 15.38% 60.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::192-195 6859 9.98% 70.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-259 4406 6.41% 76.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::320-323 2663 3.87% 80.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-387 2166 3.15% 83.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::448-451 1652 2.40% 86.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-515 1226 1.78% 87.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::576-579 1018 1.48% 89.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-643 978 1.42% 90.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::704-707 656 0.95% 91.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-771 637 0.93% 92.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::832-835 446 0.65% 93.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-899 438 0.64% 93.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::960-963 344 0.50% 94.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1027 542 0.79% 95.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1088-1091 252 0.37% 95.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1152-1155 218 0.32% 95.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1216-1219 163 0.24% 96.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1280-1283 136 0.20% 96.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1344-1347 158 0.23% 96.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1408-1411 420 0.61% 97.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1472-1475 150 0.22% 97.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1536-1539 127 0.18% 97.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1600-1603 107 0.16% 97.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1664-1667 87 0.13% 97.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1728-1731 59 0.09% 97.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1792-1795 64 0.09% 98.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1856-1859 17 0.02% 98.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1920-1923 43 0.06% 98.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1984-1987 19 0.03% 98.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2048-2051 31 0.05% 98.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2112-2115 20 0.03% 98.28% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2176-2179 40 0.06% 98.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2240-2243 10 0.01% 98.35% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2304-2307 13 0.02% 98.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2368-2371 16 0.02% 98.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2432-2435 31 0.05% 98.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2496-2499 10 0.01% 98.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2560-2563 6 0.01% 98.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2624-2627 13 0.02% 98.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2688-2691 31 0.05% 98.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2752-2755 12 0.02% 98.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2816-2819 4 0.01% 98.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2880-2883 6 0.01% 98.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2944-2947 27 0.04% 98.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3008-3011 9 0.01% 98.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3072-3075 12 0.02% 98.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3136-3139 6 0.01% 98.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3200-3203 28 0.04% 98.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3264-3267 6 0.01% 98.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3328-3331 7 0.01% 98.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3392-3395 2 0.00% 98.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3456-3459 25 0.04% 98.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3520-3523 3 0.00% 98.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3584-3587 5 0.01% 98.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3648-3651 5 0.01% 98.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3712-3715 26 0.04% 98.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3776-3779 10 0.01% 98.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3840-3843 5 0.01% 98.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3904-3907 9 0.01% 98.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3968-3971 28 0.04% 98.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4032-4035 4 0.01% 98.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4096-4099 15 0.02% 98.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4160-4163 3 0.00% 98.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4224-4227 27 0.04% 98.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4288-4291 3 0.00% 98.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4352-4355 2 0.00% 98.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4416-4419 2 0.00% 98.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4480-4483 23 0.03% 98.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4544-4547 3 0.00% 98.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4608-4611 2 0.00% 98.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4672-4675 5 0.01% 98.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4736-4739 25 0.04% 99.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4800-4803 4 0.01% 99.04% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4864-4867 1 0.00% 99.04% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4992-4995 22 0.03% 99.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5056-5059 2 0.00% 99.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5120-5123 3 0.00% 99.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5184-5187 4 0.01% 99.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5248-5251 26 0.04% 99.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5376-5379 1 0.00% 99.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5440-5443 2 0.00% 99.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5504-5507 22 0.03% 99.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5568-5571 4 0.01% 99.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5696-5699 3 0.00% 99.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5760-5763 24 0.03% 99.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5824-5827 4 0.01% 99.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5888-5891 1 0.00% 99.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5952-5955 1 0.00% 99.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6016-6019 24 0.03% 99.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6080-6083 1 0.00% 99.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6144-6147 1 0.00% 99.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6208-6211 3 0.00% 99.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6272-6275 24 0.03% 99.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6336-6339 3 0.00% 99.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6400-6403 4 0.01% 99.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6464-6467 1 0.00% 99.30% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6528-6531 23 0.03% 99.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6592-6595 4 0.01% 99.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6656-6659 75 0.11% 99.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6720-6723 3 0.00% 99.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6784-6787 2 0.00% 99.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6848-6851 5 0.01% 99.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6912-6915 5 0.01% 99.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6976-6979 3 0.00% 99.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7040-7043 9 0.01% 99.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7104-7107 2 0.00% 99.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7168-7171 11 0.02% 99.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7232-7235 2 0.00% 99.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7360-7363 1 0.00% 99.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7488-7491 2 0.00% 99.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7552-7555 2 0.00% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7616-7619 2 0.00% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7680-7683 1 0.00% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7744-7747 2 0.00% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7808-7811 3 0.00% 99.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7872-7875 4 0.01% 99.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7936-7939 3 0.00% 99.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8000-8003 1 0.00% 99.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8064-8067 5 0.01% 99.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8128-8131 3 0.00% 99.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8192-8195 15 0.02% 99.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8320-8323 1 0.00% 99.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8384-8387 1 0.00% 99.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8448-8451 1 0.00% 99.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8512-8515 5 0.01% 99.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8640-8643 2 0.00% 99.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8704-8707 2 0.00% 99.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8768-8771 2 0.00% 99.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8832-8835 1 0.00% 99.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8896-8899 1 0.00% 99.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9024-9027 1 0.00% 99.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9152-9155 4 0.01% 99.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9216-9219 5 0.01% 99.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9344-9347 1 0.00% 99.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9472-9475 1 0.00% 99.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9536-9539 4 0.01% 99.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9600-9603 4 0.01% 99.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9664-9667 2 0.00% 99.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9792-9795 2 0.00% 99.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9856-9859 2 0.00% 99.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9920-9923 2 0.00% 99.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9984-9987 3 0.00% 99.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10112-10115 3 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10304-10307 1 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10432-10435 1 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10496-10499 1 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10560-10563 1 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10624-10627 1 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10880-10883 1 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10944-10947 1 0.00% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11072-11075 1 0.00% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11136-11139 1 0.00% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11200-11203 2 0.00% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11264-11267 1 0.00% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11328-11331 1 0.00% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11392-11395 3 0.00% 99.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11520-11523 3 0.00% 99.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11712-11715 2 0.00% 99.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11904-11907 1 0.00% 99.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12160-12163 2 0.00% 99.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12224-12227 2 0.00% 99.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12416-12419 2 0.00% 99.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12608-12611 1 0.00% 99.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12672-12675 3 0.00% 99.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12736-12739 1 0.00% 99.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12928-12931 2 0.00% 99.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13056-13059 2 0.00% 99.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13184-13187 1 0.00% 99.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13248-13251 2 0.00% 99.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13312-13315 1 0.00% 99.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13632-13635 2 0.00% 99.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13696-13699 3 0.00% 99.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13824-13827 1 0.00% 99.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13888-13891 6 0.01% 99.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13952-13955 5 0.01% 99.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14016-14019 1 0.00% 99.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14080-14083 1 0.00% 99.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14208-14211 2 0.00% 99.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14272-14275 4 0.01% 99.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14400-14403 2 0.00% 99.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14464-14467 1 0.00% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14528-14531 2 0.00% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14592-14595 1 0.00% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14656-14659 2 0.00% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14720-14723 2 0.00% 99.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14784-14787 1 0.00% 99.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14848-14851 1 0.00% 99.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14912-14915 25 0.04% 99.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14976-14979 6 0.01% 99.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15040-15043 8 0.01% 99.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15104-15107 4 0.01% 99.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15168-15171 3 0.00% 99.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15232-15235 8 0.01% 99.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15296-15299 3 0.00% 99.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15360-15363 14 0.02% 99.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15424-15427 1 0.00% 99.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15488-15491 1 0.00% 99.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15552-15555 2 0.00% 99.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15616-15619 2 0.00% 99.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15680-15683 5 0.01% 99.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15744-15747 1 0.00% 99.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15808-15811 4 0.01% 99.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15872-15875 3 0.00% 99.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15936-15939 5 0.01% 99.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16000-16003 1 0.00% 99.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16064-16067 3 0.00% 99.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16128-16131 4 0.01% 99.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16192-16195 2 0.00% 99.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16256-16259 10 0.01% 99.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16320-16323 9 0.01% 99.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16384-16387 42 0.06% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 68754 # Bytes accessed per row activation
system.physmem.totQLat 5103462500 # Total ticks spent queuing
system.physmem.totMemAccLat 9310522500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 1110285000 # Total ticks spent in databus transfers
system.physmem.totBankLat 3096775000 # Total ticks spent accessing banks
system.physmem.avgQLat 22982.67 # Average queueing delay per DRAM burst
system.physmem.avgBankLat 13945.86 # Average bank access latency per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 41928.53 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2.77 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 1.85 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2.77 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 1.85 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.01 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 0.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 8.57 # Average write queue length when enqueuing
system.physmem.readRowHits 193293 # Number of row buffer hits during reads
system.physmem.writeRowHits 108329 # Number of row buffer hits during writes
system.physmem.readRowHitRate 87.05 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 73.04 # Row buffer hit rate for writes
system.physmem.avgGap 13857966.18 # Average gap between requests
system.physmem.pageHitRate 81.44 # Row buffer hit rate, read and write combined
system.physmem.prechargeAllPercent 0.14 # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput 5095991 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 662317 # Transaction distribution
system.membus.trans_dist::ReadResp 662311 # Transaction distribution
system.membus.trans_dist::WriteReq 13762 # Transaction distribution
system.membus.trans_dist::WriteResp 13762 # Transaction distribution
system.membus.trans_dist::Writeback 148323 # Transaction distribution
system.membus.trans_dist::UpgradeReq 2201 # Transaction distribution
system.membus.trans_dist::UpgradeResp 1734 # Transaction distribution
system.membus.trans_dist::ReadExReq 179351 # Transaction distribution
system.membus.trans_dist::ReadExResp 179346 # Transaction distribution
system.membus.trans_dist::MessageReq 1642 # Transaction distribution
system.membus.trans_dist::MessageResp 1642 # Transaction distribution
system.membus.trans_dist::BadAddressError 6 # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3284 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total 3284 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 471038 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 775072 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 474374 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 12 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1720496 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 132379 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 132379 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1856159 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6568 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.apicbridge.master::total 6568 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 241802 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1550141 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18286080 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::total 20078023 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 5423872 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 5423872 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 25508463 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 25508463 # Total data (bytes)
system.membus.snoop_data_through_bus 654016 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 250556000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 583258500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 3284000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer3.occupancy 1605908499 # Layer occupancy (ticks)
system.membus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer4.occupancy 8000 # Layer occupancy (ticks)
system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.membus.respLayer0.occupancy 1642000 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 3150989153 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.1 # Layer utilization (%)
system.membus.respLayer4.occupancy 429464748 # Layer occupancy (ticks)
system.membus.respLayer4.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 47576 # number of replacements
system.iocache.tags.tagsinuse 0.103980 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 47592 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 4992951939000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.103980 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide 0.006499 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.006499 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 428679 # Number of tag accesses
system.iocache.tags.data_accesses 428679 # Number of data accesses
system.iocache.ReadReq_misses::pc.south_bridge.ide 911 # number of ReadReq misses
system.iocache.ReadReq_misses::total 911 # number of ReadReq misses
system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses
system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses
system.iocache.demand_misses::pc.south_bridge.ide 47631 # number of demand (read+write) misses
system.iocache.demand_misses::total 47631 # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide 47631 # number of overall misses
system.iocache.overall_misses::total 47631 # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 151022435 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 151022435 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 11480088301 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 11480088301 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide 11631110736 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 11631110736 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide 11631110736 # number of overall miss cycles
system.iocache.overall_miss_latency::total 11631110736 # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide 911 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 911 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide 47631 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 47631 # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide 47631 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 47631 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 165776.547750 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 165776.547750 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 245721.068086 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 245721.068086 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 244192.033256 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 244192.033256 # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 244192.033256 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 244192.033256 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 172788 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 10383 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 16.641433 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 46667 # number of writebacks
system.iocache.writebacks::total 46667 # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 911 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 911 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide 47631 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 47631 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide 47631 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 47631 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 103624935 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 103624935 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 9049102305 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 9049102305 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 9152727240 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 9152727240 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 9152727240 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 9152727240 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 113748.556531 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 113748.556531 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 193687.977419 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 193687.977419 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 192159.040121 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 192159.040121 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 192159.040121 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 192159.040121 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions.
system.iobus.throughput 638147 # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq 225559 # Transaction distribution
system.iobus.trans_dist::ReadResp 225559 # Transaction distribution
system.iobus.trans_dist::WriteReq 57591 # Transaction distribution
system.iobus.trans_dist::WriteResp 57591 # Transaction distribution
system.iobus.trans_dist::MessageReq 1642 # Transaction distribution
system.iobus.trans_dist::MessageResp 1642 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11134 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1364 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 78 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 54 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 30 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 427356 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 1210 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio 170 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio 2 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 27236 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2128 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 471038 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95262 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95262 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3284 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3284 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 569584 # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6712 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf 221 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 682 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 39 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 27 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 15 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 213678 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 2420 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.i_dont_exist.pio 85 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.behind_pci.pio 1 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 13618 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_2.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_3.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_com_4.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4256 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 241802 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027832 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 3027832 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6568 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 6568 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 3276202 # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus 3276202 # Total data (bytes)
system.iobus.reqLayer0.occupancy 3916600 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 6000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 8851000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 122000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 891000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 70000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 50000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer8.occupancy 26000 # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 213679000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 1014000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 170000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer12.occupancy 2000 # Layer occupancy (ticks)
system.iobus.reqLayer12.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 20374000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 424364988 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 1064000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 460167000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 53080252 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer2.occupancy 1642000 # Layer occupancy (ticks)
system.iobus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 85602749 # Number of BP lookups
system.cpu.branchPred.condPredicted 85602749 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 882967 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 79146839 # Number of BTB lookups
system.cpu.branchPred.BTBHits 77528417 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 97.955165 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1444593 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 180696 # Number of incorrect RAS predictions.
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.numCycles 453810576 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 25587128 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 422793434 # Number of instructions fetch has processed
system.cpu.fetch.Branches 85602749 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 78973010 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 162653475 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 3995125 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 108453 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.BlockedCycles 71359520 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 43835 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 87857 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 286 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 8489508 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 384110 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 2391 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 262908725 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 3.175877 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.411274 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 100670178 38.29% 38.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1530444 0.58% 38.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 71820335 27.32% 66.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 896426 0.34% 66.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 1566584 0.60% 67.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 2396730 0.91% 68.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1019321 0.39% 68.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1330214 0.51% 68.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 81678493 31.07% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 262908725 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.188631 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.931652 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 29469022 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 68533895 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 158500921 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 3336716 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 3068171 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 832628882 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 1005 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 3068171 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 32166033 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 43333689 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 12473461 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 158788115 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 13079256 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 829706187 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 21464 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 6056720 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 5143219 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 991368832 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1800529447 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1106981108 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 114 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 963921381 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 27447449 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 454679 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 459073 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 29562257 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 16738170 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 9831898 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1099509 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 931888 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 824922108 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 1185282 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 820965230 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 150616 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 19266581 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 29327510 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 130776 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 262908725 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 3.122625 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.401229 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 76541753 29.11% 29.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 15760378 5.99% 35.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 10546081 4.01% 39.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 7369618 2.80% 41.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 75729447 28.80% 70.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 3748882 1.43% 72.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 72293205 27.50% 99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 772480 0.29% 99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 146881 0.06% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 262908725 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 349560 33.18% 33.18% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 241 0.02% 33.20% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 1967 0.19% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 33.39% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 548780 52.08% 85.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 153094 14.53% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 307236 0.04% 0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 793474466 96.65% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 149866 0.02% 96.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 124488 0.02% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 17682042 2.15% 98.88% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 9227132 1.12% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 820965230 # Type of FU issued
system.cpu.iq.rate 1.809048 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1053642 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001283 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1906151693 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 845384400 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 817050943 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 198 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 210 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 54 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 821711543 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 93 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1694469 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 2748093 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 19141 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11819 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1409863 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 1931395 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 11998 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 3068171 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 31463417 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 2151711 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 826107390 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 248376 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 16738170 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 9831898 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 690155 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1620159 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 12279 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11819 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 498534 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 508074 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1006608 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 819554351 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 17378079 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1410878 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 26421028 # number of memory reference insts executed
system.cpu.iew.exec_branches 83090233 # Number of branches executed
system.cpu.iew.exec_stores 9042949 # Number of stores executed
system.cpu.iew.exec_rate 1.805939 # Inst execution rate
system.cpu.iew.wb_sent 819150966 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 817050997 # cumulative count of insts written-back
system.cpu.iew.wb_producers 638575855 # num instructions producing a value
system.cpu.iew.wb_consumers 1043882621 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.800423 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.611731 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 19994665 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 1054506 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 892807 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 259840554 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 3.101913 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.863847 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 88304488 33.98% 33.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 11858711 4.56% 38.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3833949 1.48% 40.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 74748511 28.77% 68.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2384583 0.92% 69.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1475819 0.57% 70.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 859128 0.33% 70.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 70844564 27.26% 97.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5530801 2.13% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 259840554 # Number of insts commited each cycle
system.cpu.commit.committedInsts 407751929 # Number of instructions committed
system.cpu.commit.committedOps 806002693 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 22412111 # Number of memory references committed
system.cpu.commit.loads 13990076 # Number of loads committed
system.cpu.commit.membars 474663 # Number of memory barriers committed
system.cpu.commit.branches 82157264 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 734852381 # Number of committed integer instructions.
system.cpu.commit.function_calls 1155163 # Number of function calls committed.
system.cpu.commit.bw_lim_events 5530801 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1080228878 # The number of ROB reads
system.cpu.rob.rob_writes 1655077473 # The number of ROB writes
system.cpu.timesIdled 1260592 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 190901851 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 9814061063 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 407751929 # Number of Instructions Simulated
system.cpu.committedOps 806002693 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 407751929 # Number of Instructions Simulated
system.cpu.cpi 1.112958 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.112958 # CPI: Total CPI of All Threads
system.cpu.ipc 0.898507 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.898507 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1088763208 # number of integer regfile reads
system.cpu.int_regfile_writes 653821136 # number of integer regfile writes
system.cpu.fp_regfile_reads 54 # number of floating regfile reads
system.cpu.cc_regfile_reads 415622850 # number of cc regfile reads
system.cpu.cc_regfile_writes 321492626 # number of cc regfile writes
system.cpu.misc_regfile_reads 264082516 # number of misc regfile reads
system.cpu.misc_regfile_writes 402300 # number of misc regfile writes
system.cpu.toL2Bus.throughput 53661983 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 3016761 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 3016231 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 13762 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 13762 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 1581663 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 2241 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 2241 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 334732 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 288041 # Transaction distribution
system.cpu.toL2Bus.trans_dist::BadAddressError 6 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1916491 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6123200 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 19443 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 154439 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 8213573 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 61324288 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 207594695 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 616960 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5463872 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 274999815 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 274973191 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 523840 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4039348922 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 624000 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1440815600 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3139539816 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 14707994 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 103656142 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.cpu.icache.tags.replacements 957724 # number of replacements
system.cpu.icache.tags.tagsinuse 509.254964 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 7477774 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 958236 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 7.803687 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 147611306250 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 509.254964 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.994639 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.994639 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 101 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 215 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 196 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 9447804 # Number of tag accesses
system.cpu.icache.tags.data_accesses 9447804 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 7477774 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 7477774 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 7477774 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 7477774 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 7477774 # number of overall hits
system.cpu.icache.overall_hits::total 7477774 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1011731 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1011731 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1011731 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1011731 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1011731 # number of overall misses
system.cpu.icache.overall_misses::total 1011731 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 14180716030 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 14180716030 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 14180716030 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 14180716030 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 14180716030 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 14180716030 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 8489505 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 8489505 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 8489505 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 8489505 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 8489505 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 8489505 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.119174 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.119174 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.119174 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.119174 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.119174 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.119174 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14016.290921 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14016.290921 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14016.290921 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14016.290921 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14016.290921 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14016.290921 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 5333 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 185 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 28.827027 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 53432 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 53432 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 53432 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 53432 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 53432 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 53432 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 958299 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 958299 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 958299 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 958299 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 958299 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 958299 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 11693776143 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 11693776143 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 11693776143 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 11693776143 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 11693776143 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 11693776143 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.112880 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.112880 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.112880 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.112880 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.112880 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.112880 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12202.638365 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12202.638365 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12202.638365 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12202.638365 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12202.638365 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12202.638365 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements 8926 # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse 6.004704 # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs 20407 # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs 8940 # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs 2.282662 # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 5105549292500 # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 6.004704 # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.375294 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total 0.375294 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 14 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 6 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.875000 # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses 70243 # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses 70243 # Number of data accesses
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 20415 # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total 20415 # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 20417 # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total 20417 # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 20417 # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total 20417 # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 9803 # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total 9803 # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 9803 # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total 9803 # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 9803 # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total 9803 # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 109186247 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total 109186247 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 109186247 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total 109186247 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 109186247 # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total 109186247 # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 30218 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total 30218 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 30220 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total 30220 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 30220 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total 30220 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.324409 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.324409 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.324388 # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total 0.324388 # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.324388 # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total 0.324388 # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11138.044170 # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11138.044170 # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11138.044170 # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11138.044170 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11138.044170 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11138.044170 # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.itb_walker_cache.writebacks::writebacks 1993 # number of writebacks
system.cpu.itb_walker_cache.writebacks::total 1993 # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 9803 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 9803 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 9803 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total 9803 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 9803 # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total 9803 # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 89573259 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 89573259 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 89573259 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 89573259 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 89573259 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 89573259 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.324409 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.324409 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.324388 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.324388 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.324388 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.324388 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9137.331327 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9137.331327 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9137.331327 # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9137.331327 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9137.331327 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9137.331327 # average overall mshr miss latency
system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements 68011 # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse 14.842846 # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs 91726 # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs 68027 # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs 1.348376 # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 4994240386000 # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 14.842846 # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.927678 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total 0.927678 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 16 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 7 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 3 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses 390650 # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses 390650 # Number of data accesses
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 91726 # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total 91726 # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 91726 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total 91726 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 91726 # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total 91726 # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 69066 # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total 69066 # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 69066 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total 69066 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 69066 # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total 69066 # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 860977213 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 860977213 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 860977213 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total 860977213 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 860977213 # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total 860977213 # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 160792 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total 160792 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 160792 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total 160792 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 160792 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total 160792 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.429536 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.429536 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.429536 # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total 0.429536 # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.429536 # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total 0.429536 # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12466.006617 # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12466.006617 # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12466.006617 # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12466.006617 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12466.006617 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12466.006617 # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.dtb_walker_cache.writebacks::writebacks 21216 # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total 21216 # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 69066 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 69066 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 69066 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total 69066 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 69066 # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total 69066 # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 722730929 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 722730929 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 722730929 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 722730929 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 722730929 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 722730929 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.429536 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.429536 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.429536 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.429536 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.429536 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.429536 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10464.351910 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10464.351910 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10464.351910 # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10464.351910 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10464.351910 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10464.351910 # average overall mshr miss latency
system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 1656829 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.997280 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 18997986 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 1657341 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 11.462931 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 39724250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.997280 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999995 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999995 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 188 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 309 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 15 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 87846935 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 87846935 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 10898836 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 10898836 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 8096443 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 8096443 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 18995279 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 18995279 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 18995279 # number of overall hits
system.cpu.dcache.overall_hits::total 18995279 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2236048 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2236048 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 316058 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 316058 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2552106 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2552106 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2552106 # number of overall misses
system.cpu.dcache.overall_misses::total 2552106 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 33041447208 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 33041447208 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 12234670517 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 12234670517 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 45276117725 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 45276117725 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 45276117725 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 45276117725 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 13134884 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13134884 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 8412501 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 8412501 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 21547385 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 21547385 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 21547385 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 21547385 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.170237 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.170237 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037570 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.037570 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.118442 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.118442 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.118442 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.118442 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14776.716425 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14776.716425 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38710.206725 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38710.206725 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17740.688563 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17740.688563 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17740.688563 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17740.688563 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 395761 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 42262 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.364465 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1558454 # number of writebacks
system.cpu.dcache.writebacks::total 1558454 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 866560 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 866560 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 25905 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 25905 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 892465 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 892465 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 892465 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 892465 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1369488 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1369488 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 290153 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 290153 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1659641 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1659641 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1659641 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1659641 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17811534705 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 17811534705 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11340798474 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 11340798474 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29152333179 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 29152333179 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29152333179 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 29152333179 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97363398000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97363398000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2536146500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2536146500 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99899544500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 99899544500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.104263 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.104263 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034491 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034491 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.077023 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.077023 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.077023 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.077023 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13005.980852 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13005.980852 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 39085.580621 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 39085.580621 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17565.445285 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17565.445285 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17565.445285 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17565.445285 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 111322 # number of replacements
system.cpu.l2cache.tags.tagsinuse 64824.350244 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 3788284 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 175285 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 21.612140 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 50850.934653 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 9.783858 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.126014 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 3002.561725 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 10960.943994 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.775924 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000149 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.045815 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.167251 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.989141 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 63963 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 41 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 514 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3380 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5452 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 54576 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.975998 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 34635418 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 34635418 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 64096 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7642 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst 942107 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1332840 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 2346685 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1581663 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1581663 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 320 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 320 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 155094 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 155094 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 64096 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 7642 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 942107 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1487934 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2501779 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 64096 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 7642 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 942107 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1487934 # number of overall hits
system.cpu.l2cache.overall_hits::total 2501779 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 61 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst 16085 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 35964 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 52115 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 1454 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 1454 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 132906 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 132906 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 61 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 16085 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 168870 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 185021 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 61 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 16085 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 168870 # number of overall misses
system.cpu.l2cache.overall_misses::total 185021 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 5922249 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 375500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1293203490 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2919351194 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 4218852433 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17719300 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 17719300 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9455061655 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 9455061655 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 5922249 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 375500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 1293203490 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 12374412849 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 13673914088 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 5922249 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 375500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 1293203490 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 12374412849 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 13673914088 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 64157 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7647 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst 958192 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1368804 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 2398800 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1581663 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1581663 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1774 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 1774 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 288000 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 288000 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 64157 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 7647 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 958192 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1656804 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2686800 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 64157 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 7647 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 958192 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1656804 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2686800 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000951 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000654 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016787 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026274 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.021725 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.819617 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.819617 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.461479 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.461479 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000951 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000654 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016787 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.101925 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.068863 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000951 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000654 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016787 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.101925 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.068863 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 97086.049180 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 75100 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 80398.103202 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 81174.262985 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 80952.747443 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 12186.588721 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 12186.588721 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71140.969219 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71140.969219 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 97086.049180 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 75100 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80398.103202 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73277.745301 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 73904.659947 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 97086.049180 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 75100 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80398.103202 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73277.745301 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 73904.659947 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 101656 # number of writebacks
system.cpu.l2cache.writebacks::total 101656 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 2 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 61 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16084 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 35963 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 52113 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1454 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 1454 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 132906 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 132906 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 61 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 16084 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 168869 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 185019 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 61 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 16084 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 168869 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 185019 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 5166251 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 312500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1091253760 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2471371556 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3568104067 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 15558435 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 15558435 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7786682845 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7786682845 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 5166251 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 312500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1091253760 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10258054401 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 11354786912 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 5166251 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 312500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1091253760 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10258054401 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 11354786912 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89250274500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89250274500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2370476500 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2370476500 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91620751000 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91620751000 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000951 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000654 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016786 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026273 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021725 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.819617 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.819617 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.461479 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.461479 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000951 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000654 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016786 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.101925 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.068862 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000951 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000654 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016786 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.101925 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.068862 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 84692.639344 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 62500 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67847.162397 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68719.838612 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68468.598373 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10700.436726 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10700.436726 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58587.895543 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58587.895543 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 84692.639344 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67847.162397 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 60745.633604 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61370.923592 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 84692.639344 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 62500 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67847.162397 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 60745.633604 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61370.923592 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|