blob: fdc0fba9d98e166a3056abe3d286b51b51e0f288 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
|
---------- Begin Simulation Statistics ----------
sim_seconds 5.129943 # Number of seconds simulated
sim_ticks 5129943020500 # Number of ticks simulated
final_tick 5129943020500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 121408 # Simulator instruction rate (inst/s)
host_op_rate 239988 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 1526556123 # Simulator tick rate (ticks/s)
host_mem_usage 798272 # Number of bytes of host memory used
host_seconds 3360.47 # Real time elapsed on the host
sim_insts 407987808 # Number of instructions simulated
sim_ops 806471132 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.dtb.walker 4352 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 320 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 1049088 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10796544 # Number of bytes read from this memory
system.physmem.bytes_read::pc.south_bridge.ide 28352 # Number of bytes read from this memory
system.physmem.bytes_read::total 11878656 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 1049088 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1049088 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 9594624 # Number of bytes written to this memory
system.physmem.bytes_written::total 9594624 # Number of bytes written to this memory
system.physmem.num_reads::cpu.dtb.walker 68 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 5 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 16392 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 168696 # Number of read requests responded to by this memory
system.physmem.num_reads::pc.south_bridge.ide 443 # Number of read requests responded to by this memory
system.physmem.num_reads::total 185604 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 149916 # Number of write requests responded to by this memory
system.physmem.num_writes::total 149916 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.dtb.walker 848 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 62 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 204503 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2104613 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::pc.south_bridge.ide 5527 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2315553 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 204503 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 204503 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1870318 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1870318 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1870318 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 848 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 62 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 204503 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2104613 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::pc.south_bridge.ide 5527 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4185871 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 185604 # Number of read requests accepted
system.physmem.writeReqs 196636 # Number of write requests accepted
system.physmem.readBursts 185604 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 196636 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 11865664 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 12992 # Total number of bytes read from write queue
system.physmem.bytesWritten 12442240 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 11878656 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 12584704 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 203 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 2199 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 1712 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 11483 # Per bank write bursts
system.physmem.perBankRdBursts::1 10958 # Per bank write bursts
system.physmem.perBankRdBursts::2 11903 # Per bank write bursts
system.physmem.perBankRdBursts::3 11497 # Per bank write bursts
system.physmem.perBankRdBursts::4 11986 # Per bank write bursts
system.physmem.perBankRdBursts::5 11369 # Per bank write bursts
system.physmem.perBankRdBursts::6 11563 # Per bank write bursts
system.physmem.perBankRdBursts::7 11462 # Per bank write bursts
system.physmem.perBankRdBursts::8 11178 # Per bank write bursts
system.physmem.perBankRdBursts::9 11812 # Per bank write bursts
system.physmem.perBankRdBursts::10 11732 # Per bank write bursts
system.physmem.perBankRdBursts::11 11823 # Per bank write bursts
system.physmem.perBankRdBursts::12 11783 # Per bank write bursts
system.physmem.perBankRdBursts::13 12309 # Per bank write bursts
system.physmem.perBankRdBursts::14 11732 # Per bank write bursts
system.physmem.perBankRdBursts::15 10811 # Per bank write bursts
system.physmem.perBankWrBursts::0 14023 # Per bank write bursts
system.physmem.perBankWrBursts::1 13077 # Per bank write bursts
system.physmem.perBankWrBursts::2 12485 # Per bank write bursts
system.physmem.perBankWrBursts::3 11134 # Per bank write bursts
system.physmem.perBankWrBursts::4 11942 # Per bank write bursts
system.physmem.perBankWrBursts::5 11710 # Per bank write bursts
system.physmem.perBankWrBursts::6 11692 # Per bank write bursts
system.physmem.perBankWrBursts::7 11673 # Per bank write bursts
system.physmem.perBankWrBursts::8 11519 # Per bank write bursts
system.physmem.perBankWrBursts::9 11764 # Per bank write bursts
system.physmem.perBankWrBursts::10 12914 # Per bank write bursts
system.physmem.perBankWrBursts::11 11938 # Per bank write bursts
system.physmem.perBankWrBursts::12 12257 # Per bank write bursts
system.physmem.perBankWrBursts::13 11913 # Per bank write bursts
system.physmem.perBankWrBursts::14 12398 # Per bank write bursts
system.physmem.perBankWrBursts::15 11971 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 5129942968500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 185604 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 196636 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 170730 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 11911 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 2018 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 400 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 56 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 41 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 33 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 31 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 28 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 28 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 28 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 29 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 28 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 28 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 2574 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 4997 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 9722 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 11014 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 11539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 12555 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 13007 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 14095 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 13776 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 14313 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 13208 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 12728 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 11239 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 10589 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 8962 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 8627 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 8507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 8355 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 501 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 411 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 382 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 322 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 284 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 271 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 228 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 251 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 261 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 235 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 205 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 171 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 167 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 162 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 128 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 122 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 123 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 115 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 92 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 58 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 48 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 34 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 15 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 12 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 4 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 75289 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 322.860444 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 187.432072 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 341.383638 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 27971 37.15% 37.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 17364 23.06% 60.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 7569 10.05% 70.27% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 4193 5.57% 75.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 3123 4.15% 79.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1949 2.59% 82.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 1359 1.81% 84.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1178 1.56% 85.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 10583 14.06% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 75289 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 7789 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 23.801643 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 545.365861 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047 7788 99.99% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::47104-49151 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 7789 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 7789 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 24.959558 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 20.372117 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 24.594707 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 6350 81.53% 81.53% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 59 0.76% 82.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 17 0.22% 82.50% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 286 3.67% 86.17% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 164 2.11% 88.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 59 0.76% 89.04% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 41 0.53% 89.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 34 0.44% 90.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 175 2.25% 92.25% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 16 0.21% 92.45% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 16 0.21% 92.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 13 0.17% 92.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 28 0.36% 93.18% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::68-71 16 0.21% 93.39% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::72-75 10 0.13% 93.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 42 0.54% 94.06% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 108 1.39% 95.44% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::84-87 9 0.12% 95.56% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91 9 0.12% 95.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::92-95 24 0.31% 95.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::96-99 141 1.81% 97.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 3 0.04% 97.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107 13 0.17% 98.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::108-111 4 0.05% 98.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::112-115 34 0.44% 98.49% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::116-119 3 0.04% 98.52% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-123 10 0.13% 98.65% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::124-127 1 0.01% 98.66% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 14 0.18% 98.84% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::132-135 5 0.06% 98.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::136-139 1 0.01% 98.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::140-143 5 0.06% 98.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::144-147 13 0.17% 99.15% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::148-151 10 0.13% 99.28% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::152-155 3 0.04% 99.32% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159 6 0.08% 99.40% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::160-163 11 0.14% 99.54% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::164-167 3 0.04% 99.58% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::168-171 2 0.03% 99.60% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::172-175 3 0.04% 99.64% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::176-179 5 0.06% 99.70% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::180-183 1 0.01% 99.72% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::184-187 3 0.04% 99.76% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::188-191 1 0.01% 99.77% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::196-199 2 0.03% 99.79% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::200-203 6 0.08% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::204-207 3 0.04% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-211 1 0.01% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-219 1 0.01% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::220-223 1 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-227 1 0.01% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::228-231 1 0.01% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::244-247 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::248-251 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 7789 # Writes before turning the bus around for reads
system.physmem.totQLat 1998636250 # Total ticks spent queuing
system.physmem.totMemAccLat 5474905000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 927005000 # Total ticks spent in databus transfers
system.physmem.avgQLat 10780.07 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 29530.07 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 2.31 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 2.43 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 2.32 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 2.45 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.busUtilRead 0.02 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.02 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.06 # Average read queue length when enqueuing
system.physmem.avgWrQLen 25.71 # Average write queue length when enqueuing
system.physmem.readRowHits 152292 # Number of row buffer hits during reads
system.physmem.writeRowHits 152229 # Number of row buffer hits during writes
system.physmem.readRowHitRate 82.14 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 78.29 # Row buffer hit rate for writes
system.physmem.avgGap 13420738.20 # Average gap between requests
system.physmem.pageHitRate 80.17 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 279697320 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 152612625 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 719316000 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 633329280 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 335062721760 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 129572750835 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 2964303640500 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 3430724068320 # Total energy per rank (pJ)
system.physmem_0.averagePower 668.764961 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 4931314948000 # Time in different power states
system.physmem_0.memoryStateTime::REF 171299960000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 27328009000 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 289487520 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 157954500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 726804000 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 626447520 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 335062721760 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 129789266760 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 2964113714250 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 3430766396310 # Total energy per rank (pJ)
system.physmem_1.averagePower 668.773213 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 4930997374750 # Time in different power states
system.physmem_1.memoryStateTime::REF 171299960000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 27642592750 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 86966196 # Number of BP lookups
system.cpu.branchPred.condPredicted 86966196 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 908530 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 80060297 # Number of BTB lookups
system.cpu.branchPred.BTBHits 78222813 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 97.704875 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1554803 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 179885 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.numCycles 449725865 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 27729826 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 429316628 # Number of instructions fetch has processed
system.cpu.fetch.Branches 86966196 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 79777616 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 417943861 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 1905694 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 153883 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 50061 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 216755 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 126625 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 694 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 9209956 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 450181 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 5437 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 447174552 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.894587 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.051890 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 281545500 62.96% 62.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 2299594 0.51% 63.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 72183543 16.14% 79.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 1609599 0.36% 79.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2153830 0.48% 80.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 2329535 0.52% 80.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1534724 0.34% 81.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1901427 0.43% 81.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 81616800 18.25% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 447174552 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.193376 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.954618 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 23090202 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 264882686 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 150813511 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 7435306 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 952847 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 838903899 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 952847 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 25942831 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 223326641 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 13232428 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 154708804 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 29011001 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 835406292 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 477425 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 12418228 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 176585 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 13740194 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 997876395 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1814508658 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1115444420 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 102 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 964480017 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 33396376 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 469202 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 473127 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 39031385 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 17359783 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 10198929 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1317086 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 1098616 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 829832373 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 1210818 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 824505871 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 240863 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 23642425 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 36460999 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 154878 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 447174552 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.843812 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.418056 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 262851560 58.78% 58.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 13883927 3.10% 61.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 10098896 2.26% 64.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 6926055 1.55% 65.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 74362880 16.63% 82.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 4459374 1.00% 83.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 72818710 16.28% 99.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 1199863 0.27% 99.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 573287 0.13% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 447174552 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 1983031 71.93% 71.93% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 252 0.01% 71.94% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 1287 0.05% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 71.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 612199 22.21% 94.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 160068 5.81% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 294191 0.04% 0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 796088573 96.55% 96.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 150664 0.02% 96.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 125614 0.02% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.62% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 18441786 2.24% 98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 9405043 1.14% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 824505871 # Type of FU issued
system.cpu.iq.rate 1.833352 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2756837 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.003344 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 2099183812 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 854698119 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 819923286 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 181 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 182 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 50 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 826968435 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 82 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1878873 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 3357342 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 15595 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 14483 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1769318 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2224742 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 72242 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 952847 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 205624678 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 9408932 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 831043191 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 186605 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 17359783 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 10198929 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 713805 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 415277 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 8093737 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 14483 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 519848 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 541033 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1060881 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 822872781 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 18039155 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1498773 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 27216659 # number of memory reference insts executed
system.cpu.iew.exec_branches 83327917 # Number of branches executed
system.cpu.iew.exec_stores 9177504 # Number of stores executed
system.cpu.iew.exec_rate 1.829721 # Inst execution rate
system.cpu.iew.wb_sent 822362005 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 819923336 # cumulative count of insts written-back
system.cpu.iew.wb_producers 641186937 # num instructions producing a value
system.cpu.iew.wb_consumers 1050770759 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.823163 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.610206 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 24478012 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 1055940 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 920864 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 443494014 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.818449 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.675035 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 272650089 61.48% 61.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 11209358 2.53% 64.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3583153 0.81% 64.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 74560256 16.81% 81.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2436163 0.55% 82.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1608243 0.36% 82.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 951229 0.21% 82.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 71042725 16.02% 98.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5452798 1.23% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 443494014 # Number of insts commited each cycle
system.cpu.commit.committedInsts 407987808 # Number of instructions committed
system.cpu.commit.committedOps 806471132 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 22432051 # Number of memory references committed
system.cpu.commit.loads 14002440 # Number of loads committed
system.cpu.commit.membars 475347 # Number of memory barriers committed
system.cpu.commit.branches 82201961 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 735281139 # Number of committed integer instructions.
system.cpu.commit.function_calls 1155976 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 174273 0.02% 0.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 783598184 97.16% 97.19% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 145019 0.02% 97.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 121605 0.02% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 97.22% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 14002440 1.74% 98.95% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 8429611 1.05% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 806471132 # Class of committed instruction
system.cpu.commit.bw_lim_events 5452798 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1268912158 # The number of ROB reads
system.cpu.rob.rob_writes 1665595320 # The number of ROB writes
system.cpu.timesIdled 297665 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 2551313 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 9810160420 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 407987808 # Number of Instructions Simulated
system.cpu.committedOps 806471132 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.102302 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.102302 # CPI: Total CPI of All Threads
system.cpu.ipc 0.907192 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.907192 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1092777925 # number of integer regfile reads
system.cpu.int_regfile_writes 656276714 # number of integer regfile writes
system.cpu.fp_regfile_reads 50 # number of floating regfile reads
system.cpu.cc_regfile_reads 416321461 # number of cc regfile reads
system.cpu.cc_regfile_writes 322134346 # number of cc regfile writes
system.cpu.misc_regfile_reads 265712042 # number of misc regfile reads
system.cpu.misc_regfile_writes 402822 # number of misc regfile writes
system.cpu.dcache.tags.replacements 1660901 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.996168 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 19148306 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 1661413 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 11.525314 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 37454250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.996168 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999993 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999993 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 221 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 273 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 18 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 88407170 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 88407170 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 10993462 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 10993462 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 8086554 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 8086554 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 65615 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 65615 # number of SoftPFReq hits
system.cpu.dcache.demand_hits::cpu.data 19080016 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 19080016 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 19145631 # number of overall hits
system.cpu.dcache.overall_hits::total 19145631 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1801010 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1801010 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 333393 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 333393 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 406403 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 406403 # number of SoftPFReq misses
system.cpu.dcache.demand_misses::cpu.data 2134403 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2134403 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2540806 # number of overall misses
system.cpu.dcache.overall_misses::total 2540806 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 26556774697 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 26556774697 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 12861853063 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 12861853063 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 39418627760 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 39418627760 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 39418627760 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 39418627760 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 12794472 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 12794472 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 8419947 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 8419947 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 472018 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 472018 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 21214419 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 21214419 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 21686437 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 21686437 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.140765 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.140765 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.039596 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.039596 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.860990 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.860990 # miss rate for SoftPFReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.100611 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.100611 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.117161 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.117161 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14745.489862 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14745.489862 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38578.653610 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38578.653610 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 18468.221681 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 18468.221681 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15514.221771 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15514.221771 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 376585 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 40128 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.384594 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1561149 # number of writebacks
system.cpu.dcache.writebacks::total 1561149 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 829563 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 829563 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 44151 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 44151 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 873714 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 873714 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 873714 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 873714 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 971447 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 971447 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 289242 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 289242 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 402941 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 402941 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1260689 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1260689 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1663630 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1663630 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 12263679766 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 12263679766 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 11196249664 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 11196249664 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 5590634504 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 5590634504 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 23459929430 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 23459929430 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29050563934 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 29050563934 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97390328000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97390328000 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2564382000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2564382000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99954710000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 99954710000 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.075927 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.075927 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034352 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034352 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.853656 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.853656 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.059426 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.059426 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076713 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.076713 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12624.136742 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12624.136742 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38708.934608 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38708.934608 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 13874.573459 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 13874.573459 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 18608.815838 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18608.815838 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17462.154406 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17462.154406 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements 74149 # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse 15.785870 # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs 117599 # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs 74165 # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs 1.585640 # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle 219591309000 # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.occ_blocks::cpu.dtb.walker 15.785870 # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.tags.occ_percent::cpu.dtb.walker 0.986617 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_percent::total 0.986617 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.tags.occ_task_id_blocks::1024 16 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::0 6 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::1 6 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id
system.cpu.dtb_walker_cache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dtb_walker_cache.tags.tag_accesses 460921 # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses 460921 # Number of data accesses
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 117599 # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total 117599 # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 117599 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total 117599 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 117599 # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total 117599 # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 75241 # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total 75241 # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 75241 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total 75241 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 75241 # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total 75241 # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 935995702 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 935995702 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 935995702 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total 935995702 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 935995702 # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total 935995702 # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 192840 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total 192840 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 192840 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total 192840 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 192840 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total 192840 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.390173 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.390173 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.390173 # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total 0.390173 # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.390173 # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total 0.390173 # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12439.968927 # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12439.968927 # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12439.968927 # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12439.968927 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12439.968927 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12439.968927 # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.dtb_walker_cache.writebacks::writebacks 14429 # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total 14429 # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 75241 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 75241 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 75241 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total 75241 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 75241 # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total 75241 # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 785378468 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 785378468 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 785378468 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 785378468 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 785378468 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 785378468 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.390173 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.390173 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.390173 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.390173 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.390173 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.390173 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10438.171582 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10438.171582 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10438.171582 # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10438.171582 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10438.171582 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10438.171582 # average overall mshr miss latency
system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 1000738 # number of replacements
system.cpu.icache.tags.tagsinuse 509.865289 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 8144093 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 1001250 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 8.133926 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 147645528250 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 509.865289 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.995831 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.995831 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 213 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 178 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 10211253 # Number of tag accesses
system.cpu.icache.tags.data_accesses 10211253 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 8144093 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 8144093 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 8144093 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 8144093 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 8144093 # number of overall hits
system.cpu.icache.overall_hits::total 8144093 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1065861 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1065861 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1065861 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1065861 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1065861 # number of overall misses
system.cpu.icache.overall_misses::total 1065861 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 14781190073 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 14781190073 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 14781190073 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 14781190073 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 14781190073 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 14781190073 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 9209954 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 9209954 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 9209954 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 9209954 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 9209954 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 9209954 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.115729 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.115729 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.115729 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.115729 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.115729 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.115729 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13867.840247 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13867.840247 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13867.840247 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13867.840247 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13867.840247 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13867.840247 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 8856 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 270 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 32.800000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 64562 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 64562 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 64562 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 64562 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 64562 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 64562 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1001299 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1001299 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1001299 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1001299 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1001299 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1001299 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12129331538 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 12129331538 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12129331538 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 12129331538 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12129331538 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 12129331538 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.108719 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.108719 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.108719 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.108719 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.108719 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.108719 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12113.595977 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12113.595977 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12113.595977 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12113.595977 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12113.595977 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12113.595977 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements 16111 # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse 6.022557 # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs 25852 # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs 16125 # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs 1.603225 # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle 5103942671000 # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.occ_blocks::cpu.itb.walker 6.022557 # Average occupied blocks per requestor
system.cpu.itb_walker_cache.tags.occ_percent::cpu.itb.walker 0.376410 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_percent::total 0.376410 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.tags.occ_task_id_blocks::1024 14 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::0 8 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.age_task_id_blocks_1024::2 4 # Occupied blocks per task id
system.cpu.itb_walker_cache.tags.occ_task_id_percent::1024 0.875000 # Percentage of cache occupancy per task id
system.cpu.itb_walker_cache.tags.tag_accesses 102724 # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses 102724 # Number of data accesses
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 25863 # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total 25863 # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 2 # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total 2 # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 25865 # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total 25865 # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 25865 # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total 25865 # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 16998 # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total 16998 # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 16998 # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total 16998 # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 16998 # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total 16998 # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 202038998 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total 202038998 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 202038998 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total 202038998 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 202038998 # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total 202038998 # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 42861 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total 42861 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 42863 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total 42863 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 42863 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total 42863 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.396584 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.396584 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.396566 # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total 0.396566 # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.396566 # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total 0.396566 # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 11886.045299 # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 11886.045299 # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 11886.045299 # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 11886.045299 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 11886.045299 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 11886.045299 # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.itb_walker_cache.writebacks::writebacks 2256 # number of writebacks
system.cpu.itb_walker_cache.writebacks::total 2256 # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 16998 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 16998 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 16998 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total 16998 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 16998 # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total 16998 # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 168025032 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 168025032 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 168025032 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 168025032 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 168025032 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 168025032 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.396584 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.396584 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.396566 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.396566 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.396566 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.396566 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 9884.988352 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 9884.988352 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 9884.988352 # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 9884.988352 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 9884.988352 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 9884.988352 # average overall mshr miss latency
system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 112974 # number of replacements
system.cpu.l2cache.tags.tagsinuse 64818.744711 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 3837920 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 177018 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 21.680959 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 50388.015751 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.dtb.walker 17.441797 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.itb.walker 0.125760 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 3267.225445 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 11145.935958 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.768860 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.dtb.walker 0.000266 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.049854 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.170073 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.989056 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 64044 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 55 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 598 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 3343 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 7275 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 52773 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.977234 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 35081259 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 35081259 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 69593 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 14758 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst 984803 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1337710 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 2406864 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1577834 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1577834 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 300 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 300 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 153385 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 153385 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 69593 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 14758 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 984803 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1491095 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2560249 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 69593 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 14758 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 984803 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1491095 # number of overall hits
system.cpu.l2cache.overall_hits::total 2560249 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 68 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 5 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst 16393 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 35895 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 52361 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 1444 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 1444 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 133756 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 133756 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 68 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 5 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 16393 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 169651 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 186117 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 68 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 5 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 16393 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 169651 # number of overall misses
system.cpu.l2cache.overall_misses::total 186117 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 6414250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 407500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 1255247500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2834689998 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 4096759248 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17266314 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 17266314 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 9330791213 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 9330791213 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 6414250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 407500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 1255247500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 12165481211 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 13427550461 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 6414250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 407500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 1255247500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 12165481211 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 13427550461 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 69661 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 14763 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1001196 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1373605 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 2459225 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1577834 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1577834 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1744 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 1744 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 287141 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 287141 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 69661 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 14763 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 1001196 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1660746 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2746366 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 69661 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 14763 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1001196 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1660746 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2746366 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000976 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000339 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016373 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026132 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.021292 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.827982 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.827982 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.465820 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.465820 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000976 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000339 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016373 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.102153 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.067768 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000976 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000339 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016373 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.102153 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.067768 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 94327.205882 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 81500 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 76572.164948 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 78971.723025 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 78240.660950 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 11957.281163 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 11957.281163 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 69759.795546 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 69759.795546 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 94327.205882 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 81500 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 76572.164948 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 71708.868271 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 72145.749507 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 94327.205882 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 81500 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 76572.164948 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 71708.868271 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 72145.749507 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 103249 # number of writebacks
system.cpu.l2cache.writebacks::total 103249 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 2 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 3 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 2 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 3 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 2 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 3 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 68 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 5 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16392 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 35893 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 52358 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1444 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 1444 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133756 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 133756 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 68 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 5 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 16392 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 169649 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 186114 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 68 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 5 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 16392 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 169649 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 186114 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 5576250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 344500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 1049607750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2389031498 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 3444559998 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 15363423 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 15363423 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 7651301287 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 7651301287 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 5576250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 344500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 1049607750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 10040332785 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 11095861285 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 5576250 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 344500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 1049607750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 10040332785 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 11095861285 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89275596500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89275596500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2397352000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2397352000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91672948500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91672948500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000976 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000339 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016372 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026131 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021290 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.827982 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.827982 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.465820 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.465820 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000976 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000339 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016372 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102152 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.067767 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000976 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000339 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016372 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102152 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.067767 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 82003.676471 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 68900 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 64031.707540 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 66559.816622 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 65788.609152 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10639.489612 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10639.489612 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 57203.424796 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 57203.424796 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 82003.676471 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 68900 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 64031.707540 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 59182.976528 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59618.627750 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 82003.676471 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 68900 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 64031.707540 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 59182.976528 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59618.627750 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 3078150 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 3077612 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteReq 13891 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteResp 13891 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 1577834 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WriteInvalidateReq 46720 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 2215 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 2215 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 287149 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 287149 # Transaction distribution
system.cpu.toL2Bus.trans_dist::BadAddressError 6 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2002495 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 6134281 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 34017 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 159331 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 8330124 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 64076544 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 208017731 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.itb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 1089216 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dtb_walker_cache.mem_side::system.cpu.l2cache.cpu_side 5381760 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 278565251 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 57093 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 4382652 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 3.010869 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.103688 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::3 4335015 98.91% 98.91% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::4 47637 1.09% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 3 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 4 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 4382652 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 4064000382 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 577500 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1506120456 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3144694054 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer2.occupancy 25505983 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer3.occupancy 112929117 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.trans_dist::ReadReq 225688 # Transaction distribution
system.iobus.trans_dist::ReadResp 225688 # Transaction distribution
system.iobus.trans_dist::WriteReq 57721 # Transaction distribution
system.iobus.trans_dist::WriteResp 11001 # Transaction distribution
system.iobus.trans_dist::WriteInvalidateResp 46720 # Transaction distribution
system.iobus.trans_dist::MessageReq 1644 # Transaction distribution
system.iobus.trans_dist::MessageResp 1644 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 44 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 6 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 11180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf 180 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1364 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 78 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 54 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 30 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 427356 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 1210 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist1.pio 170 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.behind_pci.pio 2 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 27696 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_2.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_3.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_com_4.pio 12 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 10 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2128 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 471544 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 95274 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 95274 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3288 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 3288 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 570106 # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 22 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 3 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 6738 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf 221 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 682 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 39 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 27 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 15 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 213678 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 2420 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.i_dont_exist1.pio 85 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.behind_pci.pio 1 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio 13848 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_2.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_3.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_com_4.pio 6 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.fake_floppy.pio 5 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.pciconfig.pio 4256 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total 242058 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 3027880 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total 3027880 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 6576 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total 6576 # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total 3276514 # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy 3918684 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 34000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 6000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 8889000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 122000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 891000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 70000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 50000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer8.occupancy 26000 # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 213679000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 1014000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 170000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 2000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer14.occupancy 20719000 # Layer occupancy (ticks)
system.iobus.reqLayer14.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer15.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer15.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer16.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer16.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 9000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 10000 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 448342458 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer20.occupancy 1064000 # Layer occupancy (ticks)
system.iobus.reqLayer20.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 460543000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 52374503 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer2.occupancy 1644000 # Layer occupancy (ticks)
system.iobus.respLayer2.utilization 0.0 # Layer utilization (%)
system.iocache.tags.replacements 47582 # number of replacements
system.iocache.tags.tagsinuse 0.103930 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 47598 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 4992992710000 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.103930 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide 0.006496 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.006496 # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023 16 # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2 16 # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023 1 # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses 428733 # Number of tag accesses
system.iocache.tags.data_accesses 428733 # Number of data accesses
system.iocache.ReadReq_misses::pc.south_bridge.ide 917 # number of ReadReq misses
system.iocache.ReadReq_misses::total 917 # number of ReadReq misses
system.iocache.WriteInvalidateReq_misses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq misses
system.iocache.WriteInvalidateReq_misses::total 46720 # number of WriteInvalidateReq misses
system.iocache.demand_misses::pc.south_bridge.ide 917 # number of demand (read+write) misses
system.iocache.demand_misses::total 917 # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide 917 # number of overall misses
system.iocache.overall_misses::total 917 # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 152376946 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 152376946 # number of ReadReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::pc.south_bridge.ide 12347668009 # number of WriteInvalidateReq miss cycles
system.iocache.WriteInvalidateReq_miss_latency::total 12347668009 # number of WriteInvalidateReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide 152376946 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 152376946 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide 152376946 # number of overall miss cycles
system.iocache.overall_miss_latency::total 152376946 # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide 917 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 917 # number of ReadReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.WriteInvalidateReq_accesses::total 46720 # number of WriteInvalidateReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide 917 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 917 # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide 917 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 917 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_miss_rate::total 1 # miss rate for WriteInvalidateReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 166168.970556 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 166168.970556 # average ReadReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::pc.south_bridge.ide 264290.839234 # average WriteInvalidateReq miss latency
system.iocache.WriteInvalidateReq_avg_miss_latency::total 264290.839234 # average WriteInvalidateReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 166168.970556 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 166168.970556 # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 166168.970556 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 166168.970556 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 70541 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 9150 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 7.709399 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 46667 # number of writebacks
system.iocache.writebacks::total 46667 # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 917 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 917 # number of ReadReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteInvalidateReq MSHR misses
system.iocache.WriteInvalidateReq_mshr_misses::total 46720 # number of WriteInvalidateReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide 917 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 917 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide 917 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 917 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 104665946 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 104665946 # number of ReadReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::pc.south_bridge.ide 9918222015 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.WriteInvalidateReq_mshr_miss_latency::total 9918222015 # number of WriteInvalidateReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 104665946 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 104665946 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 104665946 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 104665946 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteInvalidateReq accesses
system.iocache.WriteInvalidateReq_mshr_miss_rate::total 1 # mshr miss rate for WriteInvalidateReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 114139.526718 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 114139.526718 # average ReadReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::pc.south_bridge.ide 212290.710938 # average WriteInvalidateReq mshr miss latency
system.iocache.WriteInvalidateReq_avg_mshr_miss_latency::total 212290.710938 # average WriteInvalidateReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 114139.526718 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 114139.526718 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 114139.526718 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 114139.526718 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq 662691 # Transaction distribution
system.membus.trans_dist::ReadResp 662685 # Transaction distribution
system.membus.trans_dist::WriteReq 13891 # Transaction distribution
system.membus.trans_dist::WriteResp 13891 # Transaction distribution
system.membus.trans_dist::Writeback 149916 # Transaction distribution
system.membus.trans_dist::WriteInvalidateReq 46720 # Transaction distribution
system.membus.trans_dist::WriteInvalidateResp 46720 # Transaction distribution
system.membus.trans_dist::UpgradeReq 2202 # Transaction distribution
system.membus.trans_dist::UpgradeResp 1731 # Transaction distribution
system.membus.trans_dist::ReadExReq 133471 # Transaction distribution
system.membus.trans_dist::ReadExResp 133469 # Transaction distribution
system.membus.trans_dist::MessageReq 1644 # Transaction distribution
system.membus.trans_dist::MessageResp 1644 # Transaction distribution
system.membus.trans_dist::BadAddressError 6 # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu.interrupts.int_slave 3288 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total 3288 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.bridge.slave 471544 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 775070 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 478147 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.membus.badaddr_responder.pio 12 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1724773 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 141467 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 141467 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1869528 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu.interrupts.int_slave 6576 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total 6576 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.bridge.slave 242058 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.cpu.interrupts.pio 1550137 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 18458240 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 20250435 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.physmem.port 6005120 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total 6005120 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 26262131 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 1626 # Total snoops (count)
system.membus.snoop_fanout::samples 385584 # Request fanout histogram
system.membus.snoop_fanout::mean 1 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::1 385584 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 1 # Request fanout histogram
system.membus.snoop_fanout::max_value 1 # Request fanout histogram
system.membus.snoop_fanout::total 385584 # Request fanout histogram
system.membus.reqLayer0.occupancy 251730500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 583066500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 3288000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer3.occupancy 1995956000 # Layer occupancy (ticks)
system.membus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer4.occupancy 7000 # Layer occupancy (ticks)
system.membus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.membus.respLayer0.occupancy 1644000 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 3161502789 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.1 # Layer utilization (%)
system.membus.respLayer4.occupancy 54989497 # Layer occupancy (ticks)
system.membus.respLayer4.utilization 0.0 # Layer utilization (%)
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions.
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|