blob: 87b53a29958643b4abcfeed589972bca06fa3301 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
|
---------- Begin Simulation Statistics ----------
sim_seconds 5.132790 # Number of seconds simulated
sim_ticks 5132789913000 # Number of ticks simulated
final_tick 5132789913000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 148899 # Simulator instruction rate (inst/s)
host_op_rate 294332 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 1873578722 # Simulator tick rate (ticks/s)
host_mem_usage 406892 # Number of bytes of host memory used
host_seconds 2739.56 # Real time elapsed on the host
sim_insts 407917143 # Number of instructions simulated
sim_ops 806342485 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::pc.south_bridge.ide 2491072 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.dtb.walker 3072 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.itb.walker 448 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.inst 1075264 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10835456 # Number of bytes read from this memory
system.physmem.bytes_read::total 14405312 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 1075264 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1075264 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 9578880 # Number of bytes written to this memory
system.physmem.bytes_written::total 9578880 # Number of bytes written to this memory
system.physmem.num_reads::pc.south_bridge.ide 38923 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.dtb.walker 48 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.itb.walker 7 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.inst 16801 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 169304 # Number of read requests responded to by this memory
system.physmem.num_reads::total 225083 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 149670 # Number of write requests responded to by this memory
system.physmem.num_writes::total 149670 # Number of write requests responded to by this memory
system.physmem.bw_read::pc.south_bridge.ide 485325 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.dtb.walker 599 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.itb.walker 87 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.inst 209489 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2111027 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2806527 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 209489 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 209489 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1866213 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1866213 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1866213 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::pc.south_bridge.ide 485325 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.dtb.walker 599 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.itb.walker 87 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 209489 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2111027 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4672740 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 225083 # Total number of read requests seen
system.physmem.writeReqs 149670 # Total number of write requests seen
system.physmem.cpureqs 388719 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 14405312 # Total number of bytes read from memory
system.physmem.bytesWritten 9578880 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 14405312 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 9578880 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 75 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 4102 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 13654 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 14948 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 12919 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 15106 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 13327 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 14545 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 13326 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 14277 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 13582 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 14874 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 14098 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 14962 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 13282 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 14549 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 12658 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 14901 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 8775 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 10390 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 8311 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 10526 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 8491 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 9845 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 8546 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 9654 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 8818 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 10118 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 9236 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 10295 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 8519 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 9932 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 8008 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 10206 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 49 # Number of times wr buffer was full causing retry
system.physmem.totGap 5132789860500 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 225083 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 149719 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 4102 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 176543 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 21526 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 8299 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 2898 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2824 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2164 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1338 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 1517 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 1378 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 1294 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 1195 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 1112 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 1080 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 826 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 390 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 237 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 151 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 102 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 71 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 52 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 11 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 5656 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 6362 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 6464 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 6486 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 6500 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 6503 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 6505 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 6506 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 6506 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6507 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 852 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 146 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 44 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 22 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 3269589754 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 7518085754 # Sum of mem lat for all requests
system.physmem.totBusLat 900032000 # Total cycles spent in databus access
system.physmem.totBankLat 3348464000 # Total cycles spent in bank access
system.physmem.avgQLat 14530.99 # Average queueing delay per request
system.physmem.avgBankLat 14881.53 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 33412.53 # Average memory access latency
system.physmem.avgRdBW 2.81 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 1.87 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 2.81 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 1.87 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.03 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.00 # Average read queue length over time
system.physmem.avgWrQLen 11.37 # Average write queue length over time
system.physmem.readRowHits 198566 # Number of row buffer hits during reads
system.physmem.writeRowHits 87960 # Number of row buffer hits during writes
system.physmem.readRowHitRate 88.25 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 58.77 # Row buffer hit rate for writes
system.physmem.avgGap 13696461.03 # Average gap between requests
system.iocache.replacements 47576 # number of replacements
system.iocache.tagsinuse 0.103964 # Cycle average of tags in use
system.iocache.total_refs 0 # Total number of references to valid blocks.
system.iocache.sampled_refs 47592 # Sample count of references to valid blocks.
system.iocache.avg_refs 0 # Average number of references to valid blocks.
system.iocache.warmup_cycle 4991828572000 # Cycle when the warmup percentage was hit.
system.iocache.occ_blocks::pc.south_bridge.ide 0.103964 # Average occupied blocks per requestor
system.iocache.occ_percent::pc.south_bridge.ide 0.006498 # Average percentage of cache occupancy
system.iocache.occ_percent::total 0.006498 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::pc.south_bridge.ide 911 # number of ReadReq misses
system.iocache.ReadReq_misses::total 911 # number of ReadReq misses
system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses
system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses
system.iocache.demand_misses::pc.south_bridge.ide 47631 # number of demand (read+write) misses
system.iocache.demand_misses::total 47631 # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide 47631 # number of overall misses
system.iocache.overall_misses::total 47631 # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 146267932 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 146267932 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 8962382160 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 8962382160 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide 9108650092 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 9108650092 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide 9108650092 # number of overall miss cycles
system.iocache.overall_miss_latency::total 9108650092 # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide 911 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 911 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide 47631 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 47631 # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide 47631 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 47631 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 160557.554336 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 160557.554336 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 191831.809932 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 191831.809932 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 191233.652285 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 191233.652285 # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 191233.652285 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 191233.652285 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 51554 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 7256 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 7.105017 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 46667 # number of writebacks
system.iocache.writebacks::total 46667 # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 911 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 911 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 46720 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 46720 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide 47631 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 47631 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide 47631 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 47631 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 98865990 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 98865990 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 6530591975 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 6530591975 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 6629457965 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 6629457965 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 6629457965 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 6629457965 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 1 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 1 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 1 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 1 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 1 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 108524.687157 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 108524.687157 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 139781.506314 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 139781.506314 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 139183.682161 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 139183.682161 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 139183.682161 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 139183.682161 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 31 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions.
system.cpu.numCycles 447650408 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 86252473 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 86252473 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 1112360 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 81440812 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 79250759 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 27455337 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 426133339 # Number of instructions fetch has processed
system.cpu.fetch.Branches 86252473 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 79250759 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 163637491 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 4749598 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 117040 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.BlockedCycles 62764723 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 36355 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 51011 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 275 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 9043493 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 487667 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 3497 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 257661797 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 3.265027 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.418216 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 94448905 36.66% 36.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1567012 0.61% 37.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 71922195 27.91% 65.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 935544 0.36% 65.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 1602565 0.62% 66.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 2433530 0.94% 67.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1078893 0.42% 67.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1381790 0.54% 68.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 82291363 31.94% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 257661797 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.192678 # Number of branch fetches per cycle
system.cpu.fetch.rate 0.951933 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 31146269 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 60227421 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 159444515 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 3244027 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 3599565 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 838112106 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 919 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 3599565 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 33887749 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 37302672 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 10848429 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 159621170 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 12402212 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 834448767 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 20383 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 5810954 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 4749020 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 7935 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 996003699 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1811552283 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1811551779 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 504 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 964308271 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 31695421 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 457655 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 465271 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 28736743 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 17096853 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 10140380 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1243307 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 975146 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 828306292 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 1248163 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 823283697 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 148415 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 22289625 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 33892420 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 195525 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 257661797 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 3.195211 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.383294 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 71201357 27.63% 27.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 15459797 6.00% 33.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 10286150 3.99% 37.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 7472850 2.90% 40.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 75924697 29.47% 69.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 3857138 1.50% 71.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 72522119 28.15% 99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 785654 0.30% 99.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 152035 0.06% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 257661797 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 364358 34.12% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 34.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 552545 51.74% 85.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 150975 14.14% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 312887 0.04% 0.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 795710532 96.65% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 17869782 2.17% 98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 9390496 1.14% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 823283697 # Type of FU issued
system.cpu.iq.rate 1.839122 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1067878 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001297 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1905576298 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 851854038 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 818789401 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 203 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 230 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 54 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 824038596 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 92 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1642479 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 3121524 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 22243 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11430 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1726583 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 1932632 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 11779 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 3599565 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 26096083 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 2112224 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 829554455 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 302739 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 17096853 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 10140380 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 717341 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1614771 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 11695 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11430 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 654771 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 594016 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1248787 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 821389011 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 17449263 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1894685 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 26607287 # number of memory reference insts executed
system.cpu.iew.exec_branches 83217289 # Number of branches executed
system.cpu.iew.exec_stores 9158024 # Number of stores executed
system.cpu.iew.exec_rate 1.834889 # Inst execution rate
system.cpu.iew.wb_sent 820925784 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 818789455 # cumulative count of insts written-back
system.cpu.iew.wb_producers 639951171 # num instructions producing a value
system.cpu.iew.wb_consumers 1045809475 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.829082 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.611919 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 23105687 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 1052636 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1116569 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 254077625 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 3.173607 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.854352 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 82352974 32.41% 32.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 11796837 4.64% 37.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3872314 1.52% 38.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 74949594 29.50% 68.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2433419 0.96% 69.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1479159 0.58% 69.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 902635 0.36% 69.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 70918587 27.91% 97.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5372106 2.11% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 254077625 # Number of insts commited each cycle
system.cpu.commit.committedInsts 407917143 # Number of instructions committed
system.cpu.commit.committedOps 806342485 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 22389123 # Number of memory references committed
system.cpu.commit.loads 13975326 # Number of loads committed
system.cpu.commit.membars 473463 # Number of memory barriers committed
system.cpu.commit.branches 82187715 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 735283087 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 5372106 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1078075497 # The number of ROB reads
system.cpu.rob.rob_writes 1662514782 # The number of ROB writes
system.cpu.timesIdled 1218897 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 189988611 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.quiesceCycles 9817926834 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.committedInsts 407917143 # Number of Instructions Simulated
system.cpu.committedOps 806342485 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 407917143 # Number of Instructions Simulated
system.cpu.cpi 1.097405 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.097405 # CPI: Total CPI of All Threads
system.cpu.ipc 0.911240 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.911240 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1506960736 # number of integer regfile reads
system.cpu.int_regfile_writes 976968921 # number of integer regfile writes
system.cpu.fp_regfile_reads 54 # number of floating regfile reads
system.cpu.misc_regfile_reads 264713842 # number of misc regfile reads
system.cpu.misc_regfile_writes 402218 # number of misc regfile writes
system.cpu.icache.replacements 1046081 # number of replacements
system.cpu.icache.tagsinuse 510.992308 # Cycle average of tags in use
system.cpu.icache.total_refs 7932749 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1046593 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 7.579593 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 55992087000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 510.992308 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.998032 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.998032 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 7932749 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 7932749 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 7932749 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 7932749 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 7932749 # number of overall hits
system.cpu.icache.overall_hits::total 7932749 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1110744 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1110744 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1110744 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1110744 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1110744 # number of overall misses
system.cpu.icache.overall_misses::total 1110744 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 15035266490 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 15035266490 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 15035266490 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 15035266490 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 15035266490 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 15035266490 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 9043493 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 9043493 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 9043493 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 9043493 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 9043493 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 9043493 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.122822 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.122822 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.122822 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.122822 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.122822 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.122822 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13536.212206 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13536.212206 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13536.212206 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13536.212206 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13536.212206 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13536.212206 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 5934 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 274 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 21.656934 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 61679 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 61679 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 61679 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 61679 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 61679 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 61679 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1049065 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1049065 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1049065 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1049065 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1049065 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1049065 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 12388903990 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 12388903990 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 12388903990 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 12388903990 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 12388903990 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 12388903990 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.116002 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.116002 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.116002 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.116002 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.116002 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.116002 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 11809.472235 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 11809.472235 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 11809.472235 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 11809.472235 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 11809.472235 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 11809.472235 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.itb_walker_cache.replacements 9937 # number of replacements
system.cpu.itb_walker_cache.tagsinuse 6.006130 # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs 26086 # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs 9951 # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs 2.621445 # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle 5106893785000 # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.occ_blocks::cpu.itb.walker 6.006130 # Average occupied blocks per requestor
system.cpu.itb_walker_cache.occ_percent::cpu.itb.walker 0.375383 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.occ_percent::total 0.375383 # Average percentage of cache occupancy
system.cpu.itb_walker_cache.ReadReq_hits::cpu.itb.walker 26219 # number of ReadReq hits
system.cpu.itb_walker_cache.ReadReq_hits::total 26219 # number of ReadReq hits
system.cpu.itb_walker_cache.WriteReq_hits::cpu.itb.walker 3 # number of WriteReq hits
system.cpu.itb_walker_cache.WriteReq_hits::total 3 # number of WriteReq hits
system.cpu.itb_walker_cache.demand_hits::cpu.itb.walker 26222 # number of demand (read+write) hits
system.cpu.itb_walker_cache.demand_hits::total 26222 # number of demand (read+write) hits
system.cpu.itb_walker_cache.overall_hits::cpu.itb.walker 26222 # number of overall hits
system.cpu.itb_walker_cache.overall_hits::total 26222 # number of overall hits
system.cpu.itb_walker_cache.ReadReq_misses::cpu.itb.walker 10817 # number of ReadReq misses
system.cpu.itb_walker_cache.ReadReq_misses::total 10817 # number of ReadReq misses
system.cpu.itb_walker_cache.demand_misses::cpu.itb.walker 10817 # number of demand (read+write) misses
system.cpu.itb_walker_cache.demand_misses::total 10817 # number of demand (read+write) misses
system.cpu.itb_walker_cache.overall_misses::cpu.itb.walker 10817 # number of overall misses
system.cpu.itb_walker_cache.overall_misses::total 10817 # number of overall misses
system.cpu.itb_walker_cache.ReadReq_miss_latency::cpu.itb.walker 116537500 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.ReadReq_miss_latency::total 116537500 # number of ReadReq miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::cpu.itb.walker 116537500 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.demand_miss_latency::total 116537500 # number of demand (read+write) miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::cpu.itb.walker 116537500 # number of overall miss cycles
system.cpu.itb_walker_cache.overall_miss_latency::total 116537500 # number of overall miss cycles
system.cpu.itb_walker_cache.ReadReq_accesses::cpu.itb.walker 37036 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.ReadReq_accesses::total 37036 # number of ReadReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::cpu.itb.walker 3 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.WriteReq_accesses::total 3 # number of WriteReq accesses(hits+misses)
system.cpu.itb_walker_cache.demand_accesses::cpu.itb.walker 37039 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.demand_accesses::total 37039 # number of demand (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::cpu.itb.walker 37039 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.overall_accesses::total 37039 # number of overall (read+write) accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::cpu.itb.walker 0.292067 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_miss_rate::total 0.292067 # miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_miss_rate::cpu.itb.walker 0.292044 # miss rate for demand accesses
system.cpu.itb_walker_cache.demand_miss_rate::total 0.292044 # miss rate for demand accesses
system.cpu.itb_walker_cache.overall_miss_rate::cpu.itb.walker 0.292044 # miss rate for overall accesses
system.cpu.itb_walker_cache.overall_miss_rate::total 0.292044 # miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::cpu.itb.walker 10773.550892 # average ReadReq miss latency
system.cpu.itb_walker_cache.ReadReq_avg_miss_latency::total 10773.550892 # average ReadReq miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::cpu.itb.walker 10773.550892 # average overall miss latency
system.cpu.itb_walker_cache.demand_avg_miss_latency::total 10773.550892 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::cpu.itb.walker 10773.550892 # average overall miss latency
system.cpu.itb_walker_cache.overall_avg_miss_latency::total 10773.550892 # average overall miss latency
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.itb_walker_cache.writebacks::writebacks 1872 # number of writebacks
system.cpu.itb_walker_cache.writebacks::total 1872 # number of writebacks
system.cpu.itb_walker_cache.ReadReq_mshr_misses::cpu.itb.walker 10817 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_misses::total 10817 # number of ReadReq MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::cpu.itb.walker 10817 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.demand_mshr_misses::total 10817 # number of demand (read+write) MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::cpu.itb.walker 10817 # number of overall MSHR misses
system.cpu.itb_walker_cache.overall_mshr_misses::total 10817 # number of overall MSHR misses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::cpu.itb.walker 94903500 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_latency::total 94903500 # number of ReadReq MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::cpu.itb.walker 94903500 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.demand_mshr_miss_latency::total 94903500 # number of demand (read+write) MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::cpu.itb.walker 94903500 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.overall_mshr_miss_latency::total 94903500 # number of overall MSHR miss cycles
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.292067 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.ReadReq_mshr_miss_rate::total 0.292067 # mshr miss rate for ReadReq accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::cpu.itb.walker 0.292044 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.demand_mshr_miss_rate::total 0.292044 # mshr miss rate for demand accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::cpu.itb.walker 0.292044 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.overall_mshr_miss_rate::total 0.292044 # mshr miss rate for overall accesses
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 8773.550892 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total 8773.550892 # average ReadReq mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::cpu.itb.walker 8773.550892 # average overall mshr miss latency
system.cpu.itb_walker_cache.demand_avg_mshr_miss_latency::total 8773.550892 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::cpu.itb.walker 8773.550892 # average overall mshr miss latency
system.cpu.itb_walker_cache.overall_avg_mshr_miss_latency::total 8773.550892 # average overall mshr miss latency
system.cpu.itb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements 113923 # number of replacements
system.cpu.dtb_walker_cache.tagsinuse 12.921985 # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs 130116 # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs 113938 # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs 1.141990 # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle 5100448688500 # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.occ_blocks::cpu.dtb.walker 12.921985 # Average occupied blocks per requestor
system.cpu.dtb_walker_cache.occ_percent::cpu.dtb.walker 0.807624 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.occ_percent::total 0.807624 # Average percentage of cache occupancy
system.cpu.dtb_walker_cache.ReadReq_hits::cpu.dtb.walker 130138 # number of ReadReq hits
system.cpu.dtb_walker_cache.ReadReq_hits::total 130138 # number of ReadReq hits
system.cpu.dtb_walker_cache.demand_hits::cpu.dtb.walker 130138 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.demand_hits::total 130138 # number of demand (read+write) hits
system.cpu.dtb_walker_cache.overall_hits::cpu.dtb.walker 130138 # number of overall hits
system.cpu.dtb_walker_cache.overall_hits::total 130138 # number of overall hits
system.cpu.dtb_walker_cache.ReadReq_misses::cpu.dtb.walker 114896 # number of ReadReq misses
system.cpu.dtb_walker_cache.ReadReq_misses::total 114896 # number of ReadReq misses
system.cpu.dtb_walker_cache.demand_misses::cpu.dtb.walker 114896 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.demand_misses::total 114896 # number of demand (read+write) misses
system.cpu.dtb_walker_cache.overall_misses::cpu.dtb.walker 114896 # number of overall misses
system.cpu.dtb_walker_cache.overall_misses::total 114896 # number of overall misses
system.cpu.dtb_walker_cache.ReadReq_miss_latency::cpu.dtb.walker 1427497500 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.ReadReq_miss_latency::total 1427497500 # number of ReadReq miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::cpu.dtb.walker 1427497500 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.demand_miss_latency::total 1427497500 # number of demand (read+write) miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::cpu.dtb.walker 1427497500 # number of overall miss cycles
system.cpu.dtb_walker_cache.overall_miss_latency::total 1427497500 # number of overall miss cycles
system.cpu.dtb_walker_cache.ReadReq_accesses::cpu.dtb.walker 245034 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.ReadReq_accesses::total 245034 # number of ReadReq accesses(hits+misses)
system.cpu.dtb_walker_cache.demand_accesses::cpu.dtb.walker 245034 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.demand_accesses::total 245034 # number of demand (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::cpu.dtb.walker 245034 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.overall_accesses::total 245034 # number of overall (read+write) accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::cpu.dtb.walker 0.468898 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_miss_rate::total 0.468898 # miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_miss_rate::cpu.dtb.walker 0.468898 # miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_miss_rate::total 0.468898 # miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_miss_rate::cpu.dtb.walker 0.468898 # miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_miss_rate::total 0.468898 # miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::cpu.dtb.walker 12424.257589 # average ReadReq miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_miss_latency::total 12424.257589 # average ReadReq miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::cpu.dtb.walker 12424.257589 # average overall miss latency
system.cpu.dtb_walker_cache.demand_avg_miss_latency::total 12424.257589 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::cpu.dtb.walker 12424.257589 # average overall miss latency
system.cpu.dtb_walker_cache.overall_avg_miss_latency::total 12424.257589 # average overall miss latency
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes 0 # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies 0 # number of cache copies performed
system.cpu.dtb_walker_cache.writebacks::writebacks 35555 # number of writebacks
system.cpu.dtb_walker_cache.writebacks::total 35555 # number of writebacks
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::cpu.dtb.walker 114896 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_misses::total 114896 # number of ReadReq MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::cpu.dtb.walker 114896 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.demand_mshr_misses::total 114896 # number of demand (read+write) MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::cpu.dtb.walker 114896 # number of overall MSHR misses
system.cpu.dtb_walker_cache.overall_mshr_misses::total 114896 # number of overall MSHR misses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 1197705500 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_latency::total 1197705500 # number of ReadReq MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::cpu.dtb.walker 1197705500 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.demand_mshr_miss_latency::total 1197705500 # number of demand (read+write) MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::cpu.dtb.walker 1197705500 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.overall_mshr_miss_latency::total 1197705500 # number of overall MSHR miss cycles
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.468898 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.ReadReq_mshr_miss_rate::total 0.468898 # mshr miss rate for ReadReq accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::cpu.dtb.walker 0.468898 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.demand_mshr_miss_rate::total 0.468898 # mshr miss rate for demand accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::cpu.dtb.walker 0.468898 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.overall_mshr_miss_rate::total 0.468898 # mshr miss rate for overall accesses
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 10424.257589 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 10424.257589 # average ReadReq mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 10424.257589 # average overall mshr miss latency
system.cpu.dtb_walker_cache.demand_avg_mshr_miss_latency::total 10424.257589 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 10424.257589 # average overall mshr miss latency
system.cpu.dtb_walker_cache.overall_avg_mshr_miss_latency::total 10424.257589 # average overall mshr miss latency
system.cpu.dtb_walker_cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1657882 # number of replacements
system.cpu.dcache.tagsinuse 511.998105 # Cycle average of tags in use
system.cpu.dcache.total_refs 19102953 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1658394 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 11.518947 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 27815000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 511.998105 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999996 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999996 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 11010989 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 11010989 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 8086819 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 8086819 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 19097808 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 19097808 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 19097808 # number of overall hits
system.cpu.dcache.overall_hits::total 19097808 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2233987 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2233987 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 317747 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 317747 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2551734 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2551734 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2551734 # number of overall misses
system.cpu.dcache.overall_misses::total 2551734 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 31818004500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 31818004500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 9564256493 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 9564256493 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 41382260993 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 41382260993 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 41382260993 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 41382260993 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 13244976 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 13244976 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 8404566 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 8404566 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 21649542 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 21649542 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 21649542 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 21649542 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.168667 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.168667 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037806 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.037806 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.117865 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.117865 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.117865 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.117865 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14242.699040 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14242.699040 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30100.225944 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30100.225944 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16217.309874 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16217.309874 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16217.309874 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16217.309874 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 396326 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 42512 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.322685 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1559612 # number of writebacks
system.cpu.dcache.writebacks::total 1559612 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 862458 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 862458 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 26265 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 26265 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 888723 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 888723 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 888723 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 888723 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1371529 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1371529 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 291482 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 291482 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1663011 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1663011 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1663011 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1663011 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 17298488500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 17298488500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8726866493 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8726866493 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 26025354993 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 26025354993 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 26025354993 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 26025354993 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::cpu.data 97296677500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total 97296677500 # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::cpu.data 2469996000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.WriteReq_mshr_uncacheable_latency::total 2469996000 # number of WriteReq MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::cpu.data 99766673500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total 99766673500 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.103551 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.103551 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.034681 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.034681 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.076815 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.076815 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.076815 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.076815 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12612.557591 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12612.557591 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29939.641189 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29939.641189 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15649.538694 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15649.538694 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15649.538694 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15649.538694 # average overall mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 113761 # number of replacements
system.cpu.l2cache.tagsinuse 64829.122340 # Cycle average of tags in use
system.cpu.l2cache.total_refs 3920006 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 178006 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 22.021763 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 50212.838916 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.dtb.walker 12.458733 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.itb.walker 0.160012 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 3172.410316 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 11431.254363 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.766187 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.dtb.walker 0.000190 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.itb.walker 0.000002 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.048407 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.174427 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.989214 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.dtb.walker 105856 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.itb.walker 7867 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.inst 1029751 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1333713 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 2477187 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1597039 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1597039 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 343 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 343 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 153883 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 153883 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.dtb.walker 105856 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.itb.walker 7867 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.inst 1029751 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1487596 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2631070 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.dtb.walker 105856 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.itb.walker 7867 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.inst 1029751 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1487596 # number of overall hits
system.cpu.l2cache.overall_hits::total 2631070 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.dtb.walker 48 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.itb.walker 7 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.inst 16802 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 36729 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 53586 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 3829 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 3829 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 133517 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 133517 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.dtb.walker 48 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.itb.walker 7 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.inst 16802 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 170246 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 187103 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.dtb.walker 48 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.itb.walker 7 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.inst 16802 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 170246 # number of overall misses
system.cpu.l2cache.overall_misses::total 187103 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.dtb.walker 3370500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.itb.walker 483000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 989785000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2361474498 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 3355112998 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 17665999 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 17665999 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 6803302500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 6803302500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.dtb.walker 3370500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.itb.walker 483000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 989785000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 9164776998 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 10158415498 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.dtb.walker 3370500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.itb.walker 483000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 989785000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 9164776998 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 10158415498 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.dtb.walker 105904 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.itb.walker 7874 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1046553 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1370442 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 2530773 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1597039 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1597039 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 4172 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 4172 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 287400 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 287400 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.dtb.walker 105904 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.itb.walker 7874 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.inst 1046553 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1657842 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2818173 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.dtb.walker 105904 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.itb.walker 7874 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1046553 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1657842 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2818173 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.dtb.walker 0.000453 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.itb.walker 0.000889 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.016055 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.026801 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.021174 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.917785 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.917785 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.464569 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.464569 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.dtb.walker 0.000453 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.itb.walker 0.000889 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.016055 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.102691 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.066392 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.dtb.walker 0.000453 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.itb.walker 0.000889 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.016055 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.102691 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.066392 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.dtb.walker 70218.750000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.itb.walker 69000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 58908.760862 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 64294.549212 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 62611.745568 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 4613.737007 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 4613.737007 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 50954.578818 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 50954.578818 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.dtb.walker 70218.750000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.itb.walker 69000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 58908.760862 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53832.554057 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 54293.172734 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.dtb.walker 70218.750000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.itb.walker 69000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 58908.760862 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53832.554057 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 54293.172734 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 103003 # number of writebacks
system.cpu.l2cache.writebacks::total 103003 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 2 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.dtb.walker 48 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.itb.walker 7 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 16801 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 36728 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 53584 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3829 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 3829 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 133517 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 133517 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.dtb.walker 48 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.itb.walker 7 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 16801 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 170245 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 187101 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.dtb.walker 48 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.itb.walker 7 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 16801 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 170245 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 187101 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.dtb.walker 2762092 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.itb.walker 393014 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 777293164 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1899198022 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2679646292 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 39323307 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 39323307 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 5078674654 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 5078674654 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.dtb.walker 2762092 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.itb.walker 393014 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 777293164 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6977872676 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 7758320946 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.dtb.walker 2762092 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.itb.walker 393014 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 777293164 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6977872676 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 7758320946 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::cpu.data 89187395500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_uncacheable_latency::total 89187395500 # number of ReadReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::cpu.data 2308293000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.WriteReq_mshr_uncacheable_latency::total 2308293000 # number of WriteReq MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::cpu.data 91495688500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency::total 91495688500 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.dtb.walker 0.000453 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.itb.walker 0.000889 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.016054 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.026800 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.021173 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.917785 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.917785 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.464569 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.464569 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.dtb.walker 0.000453 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.itb.walker 0.000889 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.016054 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.102691 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.066391 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.dtb.walker 0.000453 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.itb.walker 0.000889 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.016054 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.102691 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.066391 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.dtb.walker 57543.583333 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.itb.walker 56144.857143 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 46264.696387 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 51709.813276 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 50008.328830 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10269.863411 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10269.863411 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 38037.663024 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 38037.663024 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.dtb.walker 57543.583333 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.itb.walker 56144.857143 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 46264.696387 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40987.240013 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 41465.951256 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.dtb.walker 57543.583333 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.itb.walker 56144.857143 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 46264.696387 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40987.240013 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 41465.951256 # average overall mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::cpu.data inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::cpu.data inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::cpu.data inf # average overall mshr uncacheable latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.kern.inst.arm 0 # number of arm instructions executed
system.cpu.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|