blob: 4e965874cc6487a981aad0aadc21465b9ccddbe8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
1221
1222
1223
1224
1225
1226
1227
1228
1229
1230
1231
1232
1233
1234
1235
1236
1237
1238
1239
1240
1241
1242
1243
1244
1245
1246
1247
1248
1249
1250
1251
1252
1253
1254
1255
1256
1257
1258
1259
1260
1261
1262
1263
1264
1265
1266
1267
1268
1269
1270
1271
1272
1273
1274
1275
1276
1277
1278
1279
1280
1281
1282
1283
1284
1285
1286
1287
1288
1289
1290
1291
1292
1293
1294
1295
1296
1297
1298
1299
1300
1301
1302
1303
1304
1305
1306
1307
1308
1309
1310
1311
1312
1313
1314
1315
1316
1317
1318
1319
1320
1321
1322
1323
1324
1325
1326
1327
1328
1329
1330
1331
1332
1333
1334
1335
1336
1337
1338
1339
1340
1341
1342
1343
1344
1345
1346
1347
1348
1349
1350
1351
1352
1353
1354
1355
1356
1357
1358
1359
1360
1361
1362
1363
1364
1365
1366
1367
1368
1369
1370
1371
1372
1373
1374
1375
1376
1377
1378
1379
1380
1381
1382
1383
1384
1385
1386
1387
1388
1389
1390
1391
1392
1393
1394
1395
1396
1397
1398
1399
1400
1401
1402
1403
1404
1405
1406
1407
1408
1409
1410
1411
1412
1413
1414
1415
1416
1417
1418
1419
1420
1421
1422
1423
1424
1425
1426
1427
1428
1429
1430
1431
1432
1433
1434
1435
1436
1437
1438
1439
1440
1441
1442
1443
1444
1445
1446
1447
1448
1449
1450
1451
1452
1453
1454
1455
1456
1457
1458
1459
1460
1461
1462
1463
1464
1465
1466
1467
1468
1469
1470
1471
1472
1473
1474
1475
1476
1477
1478
1479
1480
1481
1482
1483
1484
1485
1486
1487
1488
1489
1490
1491
1492
1493
1494
1495
1496
1497
1498
1499
1500
1501
1502
1503
1504
1505
1506
1507
1508
1509
1510
1511
1512
1513
1514
1515
1516
1517
1518
1519
1520
1521
1522
1523
1524
1525
1526
1527
1528
1529
1530
1531
1532
1533
1534
1535
1536
1537
1538
1539
1540
1541
1542
1543
1544
1545
1546
1547
1548
1549
1550
1551
1552
1553
1554
1555
1556
1557
1558
1559
1560
1561
1562
1563
1564
1565
1566
1567
1568
1569
1570
1571
1572
1573
1574
1575
1576
1577
1578
1579
1580
1581
1582
1583
1584
1585
1586
1587
1588
1589
1590
1591
1592
1593
1594
1595
1596
1597
1598
1599
1600
1601
1602
1603
1604
1605
1606
1607
1608
1609
1610
1611
1612
1613
1614
1615
1616
1617
1618
1619
1620
1621
1622
1623
1624
1625
1626
1627
1628
1629
1630
1631
1632
1633
1634
1635
1636
1637
1638
1639
1640
1641
1642
1643
1644
1645
1646
1647
1648
1649
1650
1651
1652
1653
1654
1655
1656
1657
1658
1659
1660
1661
1662
1663
1664
1665
1666
1667
1668
1669
1670
1671
1672
1673
1674
1675
|
---------- Begin Simulation Statistics ----------
sim_seconds 5.133841 # Number of seconds simulated
sim_ticks 5133841152500 # Number of ticks simulated
final_tick 5133841152500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 177631 # Simulator instruction rate (inst/s)
host_op_rate 353062 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 3741933991 # Simulator tick rate (ticks/s)
host_mem_usage 941552 # Number of bytes of host memory used
host_seconds 1371.98 # Real time elapsed on the host
sim_insts 243704660 # Number of instructions simulated
sim_ops 484392635 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::pc.south_bridge.ide 2439680 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.itb.walker 320 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.inst 417472 # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data 5435008 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst 153664 # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data 1637440 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.dtb.walker 2176 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst 389440 # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data 3273088 # Number of bytes read from this memory
system.physmem.bytes_read::total 13748288 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst 417472 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst 153664 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst 389440 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 960576 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 9087296 # Number of bytes written to this memory
system.physmem.bytes_written::total 9087296 # Number of bytes written to this memory
system.physmem.num_reads::pc.south_bridge.ide 38120 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.itb.walker 5 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.inst 6523 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data 84922 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst 2401 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data 25585 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.dtb.walker 34 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst 6085 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data 51142 # Number of read requests responded to by this memory
system.physmem.num_reads::total 214817 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 141989 # Number of write requests responded to by this memory
system.physmem.num_writes::total 141989 # Number of write requests responded to by this memory
system.physmem.bw_read::pc.south_bridge.ide 475215 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.itb.walker 62 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.inst 81318 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data 1058663 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst 29932 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data 318950 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.dtb.walker 424 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst 75857 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data 637551 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2677973 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst 81318 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst 29932 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst 75857 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 187107 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1770077 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1770077 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1770077 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::pc.south_bridge.ide 475215 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.itb.walker 62 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst 81318 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data 1058663 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst 29932 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data 318950 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.dtb.walker 424 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst 75857 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data 637551 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4448050 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 109407 # Total number of read requests accepted by DRAM controller
system.physmem.writeReqs 86017 # Total number of write requests accepted by DRAM controller
system.physmem.readBursts 109407 # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.physmem.writeBursts 86017 # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.physmem.bytesRead 7002048 # Total number of bytes read from memory
system.physmem.bytesWritten 5505088 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 7002048 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 5505088 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 46 # Number of DRAM read bursts serviced by write Q
system.physmem.neitherReadNorWrite 985 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 6677 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 6958 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 6998 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 7052 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 7052 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 7335 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 6832 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 7518 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 6667 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 6488 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 6603 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 6903 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 6546 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 6589 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 6857 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 6286 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 5445 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 5613 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 5579 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 5490 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 5857 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 5967 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 5488 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 6152 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 5044 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 4972 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 5220 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 5090 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 5143 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 4887 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 5403 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 4667 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 1 # Number of times wr buffer was full causing retry
system.physmem.totGap 5132841022000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 109407 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # Categorize write packet sizes
system.physmem.writePktSize::1 0 # Categorize write packet sizes
system.physmem.writePktSize::2 0 # Categorize write packet sizes
system.physmem.writePktSize::3 0 # Categorize write packet sizes
system.physmem.writePktSize::4 0 # Categorize write packet sizes
system.physmem.writePktSize::5 0 # Categorize write packet sizes
system.physmem.writePktSize::6 86017 # Categorize write packet sizes
system.physmem.rdQLenPdf::0 82002 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 11011 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 4361 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 1787 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 1576 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1289 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 769 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 724 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 695 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 639 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 587 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 575 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 537 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 566 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 616 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 606 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 476 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 327 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 137 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 72 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 9 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 3189 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 3322 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 3737 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 3753 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 3752 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 3750 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 3748 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 3743 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 3741 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 3741 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 3739 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 3738 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 3734 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 3732 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 3728 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 3727 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 3722 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 3721 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 3716 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 3714 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 3713 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 3708 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 3708 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 643 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 450 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 30 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 1 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 34126 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 366.337455 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 153.216704 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 1274.009312 # Bytes accessed per row activation
system.physmem.bytesPerActivate::64-67 15243 44.67% 44.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-131 5253 15.39% 60.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::192-195 3189 9.34% 69.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-259 2065 6.05% 75.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::320-323 1417 4.15% 79.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-387 1112 3.26% 82.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::448-451 885 2.59% 85.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-515 703 2.06% 87.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::576-579 508 1.49% 89.01% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-643 509 1.49% 90.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::704-707 307 0.90% 91.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-771 283 0.83% 92.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::832-835 211 0.62% 92.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-899 233 0.68% 93.53% # Bytes accessed per row activation
system.physmem.bytesPerActivate::960-963 184 0.54% 94.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1027 239 0.70% 94.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1088-1091 139 0.41% 95.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1152-1155 117 0.34% 95.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1216-1219 116 0.34% 95.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1280-1283 75 0.22% 96.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1344-1347 103 0.30% 96.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1408-1411 85 0.25% 96.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1472-1475 293 0.86% 97.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1536-1539 132 0.39% 97.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1600-1603 64 0.19% 98.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1664-1667 54 0.16% 98.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1728-1731 36 0.11% 98.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1792-1795 37 0.11% 98.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1856-1859 21 0.06% 98.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1920-1923 15 0.04% 98.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1984-1987 15 0.04% 98.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2048-2051 22 0.06% 98.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2112-2115 8 0.02% 98.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2176-2179 8 0.02% 98.70% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2240-2243 13 0.04% 98.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2304-2307 6 0.02% 98.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2368-2371 9 0.03% 98.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2432-2435 4 0.01% 98.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2496-2499 6 0.02% 98.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2560-2563 7 0.02% 98.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2624-2627 5 0.01% 98.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2688-2691 3 0.01% 98.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2752-2755 7 0.02% 98.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2816-2819 4 0.01% 98.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2880-2883 2 0.01% 98.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2944-2947 2 0.01% 98.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3008-3011 3 0.01% 98.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3072-3075 6 0.02% 98.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3136-3139 3 0.01% 98.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3200-3203 3 0.01% 98.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3328-3331 1 0.00% 98.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3392-3395 2 0.01% 98.95% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3456-3459 7 0.02% 98.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3520-3523 2 0.01% 98.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3648-3651 2 0.01% 98.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3712-3715 3 0.01% 98.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3776-3779 4 0.01% 99.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3840-3843 2 0.01% 99.01% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3904-3907 1 0.00% 99.01% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3968-3971 3 0.01% 99.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4096-4099 8 0.02% 99.04% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4160-4163 1 0.00% 99.04% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4224-4227 4 0.01% 99.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4352-4355 1 0.00% 99.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4416-4419 3 0.01% 99.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4480-4483 1 0.00% 99.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4544-4547 3 0.01% 99.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4608-4611 1 0.00% 99.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4864-4867 1 0.00% 99.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4928-4931 1 0.00% 99.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5056-5059 2 0.01% 99.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5120-5123 1 0.00% 99.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5184-5187 1 0.00% 99.10% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5312-5315 2 0.01% 99.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5376-5379 1 0.00% 99.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5504-5507 2 0.01% 99.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5824-5827 1 0.00% 99.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5888-5891 2 0.01% 99.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6016-6019 3 0.01% 99.13% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6080-6083 1 0.00% 99.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6144-6147 1 0.00% 99.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6272-6275 1 0.00% 99.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6336-6339 1 0.00% 99.14% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6400-6403 1 0.00% 99.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6464-6467 1 0.00% 99.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6592-6595 2 0.01% 99.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6720-6723 5 0.01% 99.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6784-6787 1 0.00% 99.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6848-6851 1 0.00% 99.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6912-6915 2 0.01% 99.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6976-6979 2 0.01% 99.19% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7040-7043 2 0.01% 99.19% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7104-7107 1 0.00% 99.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7168-7171 1 0.00% 99.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7552-7555 1 0.00% 99.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7744-7747 1 0.00% 99.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7872-7875 2 0.01% 99.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7936-7939 2 0.01% 99.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8064-8067 1 0.00% 99.22% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8192-8195 49 0.14% 99.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8448-8451 1 0.00% 99.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8704-8707 1 0.00% 99.37% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9088-9091 2 0.01% 99.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9216-9219 3 0.01% 99.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9536-9539 3 0.01% 99.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9664-9667 3 0.01% 99.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9728-9731 1 0.00% 99.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9792-9795 4 0.01% 99.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9856-9859 1 0.00% 99.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::9920-9923 1 0.00% 99.42% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10112-10115 1 0.00% 99.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10624-10627 1 0.00% 99.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10752-10755 1 0.00% 99.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10816-10819 1 0.00% 99.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::10880-10883 1 0.00% 99.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11008-11011 1 0.00% 99.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11072-11075 1 0.00% 99.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11136-11139 1 0.00% 99.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11200-11203 1 0.00% 99.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11328-11331 1 0.00% 99.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11456-11459 1 0.00% 99.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11648-11651 1 0.00% 99.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11712-11715 1 0.00% 99.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::11968-11971 1 0.00% 99.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12032-12035 1 0.00% 99.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12096-12099 1 0.00% 99.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12416-12419 1 0.00% 99.47% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12544-12547 1 0.00% 99.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12864-12867 3 0.01% 99.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::12928-12931 1 0.00% 99.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13440-13443 1 0.00% 99.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::13888-13891 1 0.00% 99.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14016-14019 2 0.01% 99.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14336-14339 1 0.00% 99.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14400-14403 1 0.00% 99.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14528-14531 1 0.00% 99.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14592-14595 3 0.01% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14656-14659 1 0.00% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14720-14723 1 0.00% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14912-14915 23 0.07% 99.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::14976-14979 8 0.02% 99.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15040-15043 5 0.01% 99.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15104-15107 7 0.02% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15168-15171 5 0.01% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15232-15235 2 0.01% 99.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15296-15299 7 0.02% 99.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15360-15363 8 0.02% 99.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15424-15427 1 0.00% 99.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15488-15491 4 0.01% 99.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15552-15555 3 0.01% 99.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15680-15683 1 0.00% 99.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15744-15747 2 0.01% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15808-15811 2 0.01% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15872-15875 2 0.01% 99.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::15936-15939 2 0.01% 99.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16000-16003 1 0.00% 99.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16064-16067 3 0.01% 99.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16128-16131 6 0.02% 99.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16192-16195 6 0.02% 99.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16256-16259 13 0.04% 99.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16320-16323 11 0.03% 99.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16384-16387 30 0.09% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16448-16451 2 0.01% 99.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16512-16515 2 0.01% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16576-16579 1 0.00% 99.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16640-16643 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16704-16707 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::16832-16835 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::17408-17411 1 0.00% 99.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::17984-17987 1 0.00% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::20480-20483 1 0.00% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 34126 # Bytes accessed per row activation
system.physmem.totQLat 2227577000 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 4316939500 # Sum of mem lat for all requests
system.physmem.totBusLat 546805000 # Total cycles spent in databus access
system.physmem.totBankLat 1542557500 # Total cycles spent in bank access
system.physmem.avgQLat 20369.03 # Average queueing delay per request
system.physmem.avgBankLat 14105.19 # Average bank access latency per request
system.physmem.avgBusLat 5000.00 # Average bus latency per request
system.physmem.avgMemAccLat 39474.21 # Average memory access latency
system.physmem.avgRdBW 1.36 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 1.07 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 1.36 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 1.07 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.02 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.00 # Average read queue length over time
system.physmem.avgWrQLen 0.12 # Average write queue length over time
system.physmem.readRowHits 96443 # Number of row buffer hits during reads
system.physmem.writeRowHits 64788 # Number of row buffer hits during writes
system.physmem.readRowHitRate 88.19 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 75.32 # Row buffer hit rate for writes
system.physmem.avgGap 26265151.78 # Average gap between requests
system.membus.throughput 6435647 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 426045 # Transaction distribution
system.membus.trans_dist::ReadResp 426045 # Transaction distribution
system.membus.trans_dist::WriteReq 6051 # Transaction distribution
system.membus.trans_dist::WriteResp 6051 # Transaction distribution
system.membus.trans_dist::Writeback 86017 # Transaction distribution
system.membus.trans_dist::UpgradeReq 992 # Transaction distribution
system.membus.trans_dist::UpgradeResp 992 # Transaction distribution
system.membus.trans_dist::ReadExReq 86731 # Transaction distribution
system.membus.trans_dist::ReadExResp 86731 # Transaction distribution
system.membus.trans_dist::MessageReq 839 # Transaction distribution
system.membus.trans_dist::MessageResp 839 # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave 1678 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total 1678 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.bridge.slave 309632 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.cpu0.interrupts.pio 497840 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::system.physmem.port 229352 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2c.mem_side::total 1036824 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.physmem.port 83140 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total 83140 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1121642 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave 3356 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.apicbridge.master::total 3356 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.bridge.slave 158773 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.cpu0.interrupts.pio 995677 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::system.physmem.port 9079040 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2c.mem_side::total 10233490 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::system.physmem.port 3428096 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size_system.iocache.mem_side::total 3428096 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 13664942 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 32675815 # Total data (bytes)
system.membus.snoop_data_through_bus 363776 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 162435000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer1.occupancy 315254500 # Layer occupancy (ticks)
system.membus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer2.occupancy 1678000 # Layer occupancy (ticks)
system.membus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.membus.reqLayer3.occupancy 909214250 # Layer occupancy (ticks)
system.membus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.membus.respLayer0.occupancy 839000 # Layer occupancy (ticks)
system.membus.respLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer2.occupancy 1669428217 # Layer occupancy (ticks)
system.membus.respLayer2.utilization 0.0 # Layer utilization (%)
system.membus.respLayer4.occupancy 266628000 # Layer occupancy (ticks)
system.membus.respLayer4.utilization 0.0 # Layer utilization (%)
system.l2c.tags.replacements 103896 # number of replacements
system.l2c.tags.tagsinuse 64824.162456 # Cycle average of tags in use
system.l2c.tags.total_refs 3654371 # Total number of references to valid blocks.
system.l2c.tags.sampled_refs 167960 # Sample count of references to valid blocks.
system.l2c.tags.avg_refs 21.757389 # Average number of references to valid blocks.
system.l2c.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.l2c.tags.occ_blocks::writebacks 51338.562640 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.itb.walker 0.124968 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.inst 1291.708374 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu0.data 4472.671123 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.inst 224.398277 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu1.data 1500.107620 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.dtb.walker 12.436537 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.inst 1357.602773 # Average occupied blocks per requestor
system.l2c.tags.occ_blocks::cpu2.data 4626.550145 # Average occupied blocks per requestor
system.l2c.tags.occ_percent::writebacks 0.783364 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.itb.walker 0.000002 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.inst 0.019710 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu0.data 0.068248 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.inst 0.003424 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu1.data 0.022890 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.dtb.walker 0.000190 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.inst 0.020715 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::cpu2.data 0.070596 # Average percentage of cache occupancy
system.l2c.tags.occ_percent::total 0.989138 # Average percentage of cache occupancy
system.l2c.ReadReq_hits::cpu0.dtb.walker 17952 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.itb.walker 9698 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.inst 334064 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu0.data 501848 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.dtb.walker 11245 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.itb.walker 6309 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.inst 156420 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu1.data 227136 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.dtb.walker 54455 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.itb.walker 10230 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.inst 347276 # number of ReadReq hits
system.l2c.ReadReq_hits::cpu2.data 575532 # number of ReadReq hits
system.l2c.ReadReq_hits::total 2252165 # number of ReadReq hits
system.l2c.WriteReq_hits::cpu0.itb.walker 2 # number of WriteReq hits
system.l2c.WriteReq_hits::total 2 # number of WriteReq hits
system.l2c.Writeback_hits::writebacks 1543820 # number of Writeback hits
system.l2c.Writeback_hits::total 1543820 # number of Writeback hits
system.l2c.UpgradeReq_hits::cpu0.data 85 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu1.data 61 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::cpu2.data 121 # number of UpgradeReq hits
system.l2c.UpgradeReq_hits::total 267 # number of UpgradeReq hits
system.l2c.ReadExReq_hits::cpu0.data 59704 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu1.data 38749 # number of ReadExReq hits
system.l2c.ReadExReq_hits::cpu2.data 68883 # number of ReadExReq hits
system.l2c.ReadExReq_hits::total 167336 # number of ReadExReq hits
system.l2c.demand_hits::cpu0.dtb.walker 17952 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.itb.walker 9700 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.inst 334064 # number of demand (read+write) hits
system.l2c.demand_hits::cpu0.data 561552 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.dtb.walker 11245 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.itb.walker 6309 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.inst 156420 # number of demand (read+write) hits
system.l2c.demand_hits::cpu1.data 265885 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.dtb.walker 54455 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.itb.walker 10230 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.inst 347276 # number of demand (read+write) hits
system.l2c.demand_hits::cpu2.data 644415 # number of demand (read+write) hits
system.l2c.demand_hits::total 2419503 # number of demand (read+write) hits
system.l2c.overall_hits::cpu0.dtb.walker 17952 # number of overall hits
system.l2c.overall_hits::cpu0.itb.walker 9700 # number of overall hits
system.l2c.overall_hits::cpu0.inst 334064 # number of overall hits
system.l2c.overall_hits::cpu0.data 561552 # number of overall hits
system.l2c.overall_hits::cpu1.dtb.walker 11245 # number of overall hits
system.l2c.overall_hits::cpu1.itb.walker 6309 # number of overall hits
system.l2c.overall_hits::cpu1.inst 156420 # number of overall hits
system.l2c.overall_hits::cpu1.data 265885 # number of overall hits
system.l2c.overall_hits::cpu2.dtb.walker 54455 # number of overall hits
system.l2c.overall_hits::cpu2.itb.walker 10230 # number of overall hits
system.l2c.overall_hits::cpu2.inst 347276 # number of overall hits
system.l2c.overall_hits::cpu2.data 644415 # number of overall hits
system.l2c.overall_hits::total 2419503 # number of overall hits
system.l2c.ReadReq_misses::cpu0.itb.walker 5 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.inst 6523 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu0.data 13238 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.inst 2401 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu1.data 4542 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.dtb.walker 34 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.inst 6087 # number of ReadReq misses
system.l2c.ReadReq_misses::cpu2.data 15146 # number of ReadReq misses
system.l2c.ReadReq_misses::total 47976 # number of ReadReq misses
system.l2c.UpgradeReq_misses::cpu0.data 449 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu1.data 296 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::cpu2.data 618 # number of UpgradeReq misses
system.l2c.UpgradeReq_misses::total 1363 # number of UpgradeReq misses
system.l2c.ReadExReq_misses::cpu0.data 72270 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu1.data 21215 # number of ReadExReq misses
system.l2c.ReadExReq_misses::cpu2.data 36170 # number of ReadExReq misses
system.l2c.ReadExReq_misses::total 129655 # number of ReadExReq misses
system.l2c.demand_misses::cpu0.itb.walker 5 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.inst 6523 # number of demand (read+write) misses
system.l2c.demand_misses::cpu0.data 85508 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.inst 2401 # number of demand (read+write) misses
system.l2c.demand_misses::cpu1.data 25757 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.dtb.walker 34 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.inst 6087 # number of demand (read+write) misses
system.l2c.demand_misses::cpu2.data 51316 # number of demand (read+write) misses
system.l2c.demand_misses::total 177631 # number of demand (read+write) misses
system.l2c.overall_misses::cpu0.itb.walker 5 # number of overall misses
system.l2c.overall_misses::cpu0.inst 6523 # number of overall misses
system.l2c.overall_misses::cpu0.data 85508 # number of overall misses
system.l2c.overall_misses::cpu1.inst 2401 # number of overall misses
system.l2c.overall_misses::cpu1.data 25757 # number of overall misses
system.l2c.overall_misses::cpu2.dtb.walker 34 # number of overall misses
system.l2c.overall_misses::cpu2.inst 6087 # number of overall misses
system.l2c.overall_misses::cpu2.data 51316 # number of overall misses
system.l2c.overall_misses::total 177631 # number of overall misses
system.l2c.ReadReq_miss_latency::cpu1.inst 190776000 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu1.data 357065989 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.dtb.walker 3670750 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.inst 535117250 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::cpu2.data 1265414987 # number of ReadReq miss cycles
system.l2c.ReadReq_miss_latency::total 2352044976 # number of ReadReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu1.data 3779850 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::cpu2.data 6916712 # number of UpgradeReq miss cycles
system.l2c.UpgradeReq_miss_latency::total 10696562 # number of UpgradeReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu1.data 1454896180 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::cpu2.data 2695279940 # number of ReadExReq miss cycles
system.l2c.ReadExReq_miss_latency::total 4150176120 # number of ReadExReq miss cycles
system.l2c.demand_miss_latency::cpu1.inst 190776000 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu1.data 1811962169 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.dtb.walker 3670750 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.inst 535117250 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::cpu2.data 3960694927 # number of demand (read+write) miss cycles
system.l2c.demand_miss_latency::total 6502221096 # number of demand (read+write) miss cycles
system.l2c.overall_miss_latency::cpu1.inst 190776000 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu1.data 1811962169 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.dtb.walker 3670750 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.inst 535117250 # number of overall miss cycles
system.l2c.overall_miss_latency::cpu2.data 3960694927 # number of overall miss cycles
system.l2c.overall_miss_latency::total 6502221096 # number of overall miss cycles
system.l2c.ReadReq_accesses::cpu0.dtb.walker 17952 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.itb.walker 9703 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.inst 340587 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu0.data 515086 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.dtb.walker 11245 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.itb.walker 6309 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.inst 158821 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu1.data 231678 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.dtb.walker 54489 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.itb.walker 10230 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.inst 353363 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::cpu2.data 590678 # number of ReadReq accesses(hits+misses)
system.l2c.ReadReq_accesses::total 2300141 # number of ReadReq accesses(hits+misses)
system.l2c.WriteReq_accesses::cpu0.itb.walker 2 # number of WriteReq accesses(hits+misses)
system.l2c.WriteReq_accesses::total 2 # number of WriteReq accesses(hits+misses)
system.l2c.Writeback_accesses::writebacks 1543820 # number of Writeback accesses(hits+misses)
system.l2c.Writeback_accesses::total 1543820 # number of Writeback accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu0.data 534 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu1.data 357 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::cpu2.data 739 # number of UpgradeReq accesses(hits+misses)
system.l2c.UpgradeReq_accesses::total 1630 # number of UpgradeReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu0.data 131974 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu1.data 59964 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::cpu2.data 105053 # number of ReadExReq accesses(hits+misses)
system.l2c.ReadExReq_accesses::total 296991 # number of ReadExReq accesses(hits+misses)
system.l2c.demand_accesses::cpu0.dtb.walker 17952 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.itb.walker 9705 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.inst 340587 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu0.data 647060 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.dtb.walker 11245 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.itb.walker 6309 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.inst 158821 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu1.data 291642 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.dtb.walker 54489 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.itb.walker 10230 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.inst 353363 # number of demand (read+write) accesses
system.l2c.demand_accesses::cpu2.data 695731 # number of demand (read+write) accesses
system.l2c.demand_accesses::total 2597134 # number of demand (read+write) accesses
system.l2c.overall_accesses::cpu0.dtb.walker 17952 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.itb.walker 9705 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.inst 340587 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu0.data 647060 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.dtb.walker 11245 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.itb.walker 6309 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.inst 158821 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu1.data 291642 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.dtb.walker 54489 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.itb.walker 10230 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.inst 353363 # number of overall (read+write) accesses
system.l2c.overall_accesses::cpu2.data 695731 # number of overall (read+write) accesses
system.l2c.overall_accesses::total 2597134 # number of overall (read+write) accesses
system.l2c.ReadReq_miss_rate::cpu0.itb.walker 0.000515 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.inst 0.019152 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu0.data 0.025701 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.inst 0.015118 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu1.data 0.019605 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.dtb.walker 0.000624 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.inst 0.017226 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::cpu2.data 0.025642 # miss rate for ReadReq accesses
system.l2c.ReadReq_miss_rate::total 0.020858 # miss rate for ReadReq accesses
system.l2c.UpgradeReq_miss_rate::cpu0.data 0.840824 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu1.data 0.829132 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::cpu2.data 0.836265 # miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_miss_rate::total 0.836196 # miss rate for UpgradeReq accesses
system.l2c.ReadExReq_miss_rate::cpu0.data 0.547608 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu1.data 0.353796 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::cpu2.data 0.344302 # miss rate for ReadExReq accesses
system.l2c.ReadExReq_miss_rate::total 0.436562 # miss rate for ReadExReq accesses
system.l2c.demand_miss_rate::cpu0.itb.walker 0.000515 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.inst 0.019152 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu0.data 0.132148 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.inst 0.015118 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu1.data 0.088317 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.dtb.walker 0.000624 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.inst 0.017226 # miss rate for demand accesses
system.l2c.demand_miss_rate::cpu2.data 0.073758 # miss rate for demand accesses
system.l2c.demand_miss_rate::total 0.068395 # miss rate for demand accesses
system.l2c.overall_miss_rate::cpu0.itb.walker 0.000515 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.inst 0.019152 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu0.data 0.132148 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.inst 0.015118 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu1.data 0.088317 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.dtb.walker 0.000624 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.inst 0.017226 # miss rate for overall accesses
system.l2c.overall_miss_rate::cpu2.data 0.073758 # miss rate for overall accesses
system.l2c.overall_miss_rate::total 0.068395 # miss rate for overall accesses
system.l2c.ReadReq_avg_miss_latency::cpu1.inst 79456.892961 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu1.data 78614.264421 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.dtb.walker 107963.235294 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.inst 87911.491704 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::cpu2.data 83547.800541 # average ReadReq miss latency
system.l2c.ReadReq_avg_miss_latency::total 49025.449725 # average ReadReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu1.data 12769.763514 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::cpu2.data 11192.090615 # average UpgradeReq miss latency
system.l2c.UpgradeReq_avg_miss_latency::total 7847.807777 # average UpgradeReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu1.data 68578.655668 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::cpu2.data 74517.001382 # average ReadExReq miss latency
system.l2c.ReadExReq_avg_miss_latency::total 32009.379661 # average ReadExReq miss latency
system.l2c.demand_avg_miss_latency::cpu1.inst 79456.892961 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu1.data 70348.339053 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.dtb.walker 107963.235294 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.inst 87911.491704 # average overall miss latency
system.l2c.demand_avg_miss_latency::cpu2.data 77182.456290 # average overall miss latency
system.l2c.demand_avg_miss_latency::total 36605.215846 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.inst 79456.892961 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu1.data 70348.339053 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.dtb.walker 107963.235294 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.inst 87911.491704 # average overall miss latency
system.l2c.overall_avg_miss_latency::cpu2.data 77182.456290 # average overall miss latency
system.l2c.overall_avg_miss_latency::total 36605.215846 # average overall miss latency
system.l2c.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.l2c.blocked::no_mshrs 0 # number of cycles access was blocked
system.l2c.blocked::no_targets 0 # number of cycles access was blocked
system.l2c.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.l2c.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.l2c.fast_writes 0 # number of fast writes performed
system.l2c.cache_copies 0 # number of cache copies performed
system.l2c.writebacks::writebacks 95322 # number of writebacks
system.l2c.writebacks::total 95322 # number of writebacks
system.l2c.ReadReq_mshr_hits::cpu2.inst 2 # number of ReadReq MSHR hits
system.l2c.ReadReq_mshr_hits::total 2 # number of ReadReq MSHR hits
system.l2c.demand_mshr_hits::cpu2.inst 2 # number of demand (read+write) MSHR hits
system.l2c.demand_mshr_hits::total 2 # number of demand (read+write) MSHR hits
system.l2c.overall_mshr_hits::cpu2.inst 2 # number of overall MSHR hits
system.l2c.overall_mshr_hits::total 2 # number of overall MSHR hits
system.l2c.ReadReq_mshr_misses::cpu1.inst 2401 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu1.data 4542 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.dtb.walker 34 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.inst 6085 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::cpu2.data 15146 # number of ReadReq MSHR misses
system.l2c.ReadReq_mshr_misses::total 28208 # number of ReadReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu1.data 296 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::cpu2.data 618 # number of UpgradeReq MSHR misses
system.l2c.UpgradeReq_mshr_misses::total 914 # number of UpgradeReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu1.data 21215 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::cpu2.data 36170 # number of ReadExReq MSHR misses
system.l2c.ReadExReq_mshr_misses::total 57385 # number of ReadExReq MSHR misses
system.l2c.demand_mshr_misses::cpu1.inst 2401 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu1.data 25757 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.dtb.walker 34 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.inst 6085 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::cpu2.data 51316 # number of demand (read+write) MSHR misses
system.l2c.demand_mshr_misses::total 85593 # number of demand (read+write) MSHR misses
system.l2c.overall_mshr_misses::cpu1.inst 2401 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu1.data 25757 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.dtb.walker 34 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.inst 6085 # number of overall MSHR misses
system.l2c.overall_mshr_misses::cpu2.data 51316 # number of overall MSHR misses
system.l2c.overall_mshr_misses::total 85593 # number of overall MSHR misses
system.l2c.ReadReq_mshr_miss_latency::cpu1.inst 160439500 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu1.data 299438011 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.dtb.walker 3240750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.inst 458127750 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::cpu2.data 1073760993 # number of ReadReq MSHR miss cycles
system.l2c.ReadReq_mshr_miss_latency::total 1995007004 # number of ReadReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu1.data 3160292 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::cpu2.data 6338615 # number of UpgradeReq MSHR miss cycles
system.l2c.UpgradeReq_mshr_miss_latency::total 9498907 # number of UpgradeReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu1.data 1188287320 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::cpu2.data 2240519524 # number of ReadExReq MSHR miss cycles
system.l2c.ReadExReq_mshr_miss_latency::total 3428806844 # number of ReadExReq MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.inst 160439500 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu1.data 1487725331 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.dtb.walker 3240750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.inst 458127750 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::cpu2.data 3314280517 # number of demand (read+write) MSHR miss cycles
system.l2c.demand_mshr_miss_latency::total 5423813848 # number of demand (read+write) MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.inst 160439500 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu1.data 1487725331 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.dtb.walker 3240750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.inst 458127750 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::cpu2.data 3314280517 # number of overall MSHR miss cycles
system.l2c.overall_mshr_miss_latency::total 5423813848 # number of overall MSHR miss cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu1.data 28206379000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::cpu2.data 30385404000 # number of ReadReq MSHR uncacheable cycles
system.l2c.ReadReq_mshr_uncacheable_latency::total 58591783000 # number of ReadReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu1.data 459404000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::cpu2.data 643945000 # number of WriteReq MSHR uncacheable cycles
system.l2c.WriteReq_mshr_uncacheable_latency::total 1103349000 # number of WriteReq MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu1.data 28665783000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::cpu2.data 31029349000 # number of overall MSHR uncacheable cycles
system.l2c.overall_mshr_uncacheable_latency::total 59695132000 # number of overall MSHR uncacheable cycles
system.l2c.ReadReq_mshr_miss_rate::cpu1.inst 0.015118 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu1.data 0.019605 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.dtb.walker 0.000624 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.inst 0.017220 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::cpu2.data 0.025642 # mshr miss rate for ReadReq accesses
system.l2c.ReadReq_mshr_miss_rate::total 0.012264 # mshr miss rate for ReadReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu1.data 0.829132 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::cpu2.data 0.836265 # mshr miss rate for UpgradeReq accesses
system.l2c.UpgradeReq_mshr_miss_rate::total 0.560736 # mshr miss rate for UpgradeReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu1.data 0.353796 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::cpu2.data 0.344302 # mshr miss rate for ReadExReq accesses
system.l2c.ReadExReq_mshr_miss_rate::total 0.193221 # mshr miss rate for ReadExReq accesses
system.l2c.demand_mshr_miss_rate::cpu1.inst 0.015118 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu1.data 0.088317 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.dtb.walker 0.000624 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.inst 0.017220 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::cpu2.data 0.073758 # mshr miss rate for demand accesses
system.l2c.demand_mshr_miss_rate::total 0.032957 # mshr miss rate for demand accesses
system.l2c.overall_mshr_miss_rate::cpu1.inst 0.015118 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu1.data 0.088317 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.dtb.walker 0.000624 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.inst 0.017220 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::cpu2.data 0.073758 # mshr miss rate for overall accesses
system.l2c.overall_mshr_miss_rate::total 0.032957 # mshr miss rate for overall accesses
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.inst 66821.949188 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu1.data 65926.466535 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.dtb.walker 95316.176471 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.inst 75288.044371 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::cpu2.data 70894.030965 # average ReadReq mshr miss latency
system.l2c.ReadReq_avg_mshr_miss_latency::total 70724.865428 # average ReadReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu1.data 10676.662162 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::cpu2.data 10256.658576 # average UpgradeReq mshr miss latency
system.l2c.UpgradeReq_avg_mshr_miss_latency::total 10392.677243 # average UpgradeReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu1.data 56011.657789 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::cpu2.data 61944.139453 # average ReadExReq mshr miss latency
system.l2c.ReadExReq_avg_mshr_miss_latency::total 59750.925224 # average ReadExReq mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.inst 66821.949188 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu1.data 57760.039251 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.dtb.walker 95316.176471 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.inst 75288.044371 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::cpu2.data 64585.714339 # average overall mshr miss latency
system.l2c.demand_avg_mshr_miss_latency::total 63367.493230 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.inst 66821.949188 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu1.data 57760.039251 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.dtb.walker 95316.176471 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.inst 75288.044371 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::cpu2.data 64585.714339 # average overall mshr miss latency
system.l2c.overall_avg_mshr_miss_latency::total 63367.493230 # average overall mshr miss latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.l2c.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.l2c.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.l2c.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.l2c.no_allocate_misses 0 # Number of misses that were no-allocate
system.iocache.tags.replacements 47572 # number of replacements
system.iocache.tags.tagsinuse 0.081746 # Cycle average of tags in use
system.iocache.tags.total_refs 0 # Total number of references to valid blocks.
system.iocache.tags.sampled_refs 47588 # Sample count of references to valid blocks.
system.iocache.tags.avg_refs 0 # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle 5000166717509 # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide 0.081746 # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide 0.005109 # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total 0.005109 # Average percentage of cache occupancy
system.iocache.ReadReq_misses::pc.south_bridge.ide 907 # number of ReadReq misses
system.iocache.ReadReq_misses::total 907 # number of ReadReq misses
system.iocache.WriteReq_misses::pc.south_bridge.ide 46720 # number of WriteReq misses
system.iocache.WriteReq_misses::total 46720 # number of WriteReq misses
system.iocache.demand_misses::pc.south_bridge.ide 47627 # number of demand (read+write) misses
system.iocache.demand_misses::total 47627 # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide 47627 # number of overall misses
system.iocache.overall_misses::total 47627 # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide 17254172 # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total 17254172 # number of ReadReq miss cycles
system.iocache.WriteReq_miss_latency::pc.south_bridge.ide 6526811791 # number of WriteReq miss cycles
system.iocache.WriteReq_miss_latency::total 6526811791 # number of WriteReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide 6544065963 # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total 6544065963 # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide 6544065963 # number of overall miss cycles
system.iocache.overall_miss_latency::total 6544065963 # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide 907 # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total 907 # number of ReadReq accesses(hits+misses)
system.iocache.WriteReq_accesses::pc.south_bridge.ide 46720 # number of WriteReq accesses(hits+misses)
system.iocache.WriteReq_accesses::total 46720 # number of WriteReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide 47627 # number of demand (read+write) accesses
system.iocache.demand_accesses::total 47627 # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide 47627 # number of overall (read+write) accesses
system.iocache.overall_accesses::total 47627 # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide 1 # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total 1 # miss rate for ReadReq accesses
system.iocache.WriteReq_miss_rate::pc.south_bridge.ide 1 # miss rate for WriteReq accesses
system.iocache.WriteReq_miss_rate::total 1 # miss rate for WriteReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide 1 # miss rate for demand accesses
system.iocache.demand_miss_rate::total 1 # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide 1 # miss rate for overall accesses
system.iocache.overall_miss_rate::total 1 # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 19023.342889 # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 19023.342889 # average ReadReq miss latency
system.iocache.WriteReq_avg_miss_latency::pc.south_bridge.ide 139700.594842 # average WriteReq miss latency
system.iocache.WriteReq_avg_miss_latency::total 139700.594842 # average WriteReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 137402.439016 # average overall miss latency
system.iocache.demand_avg_miss_latency::total 137402.439016 # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 137402.439016 # average overall miss latency
system.iocache.overall_avg_miss_latency::total 137402.439016 # average overall miss latency
system.iocache.blocked_cycles::no_mshrs 93815 # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.iocache.blocked::no_mshrs 9015 # number of cycles access was blocked
system.iocache.blocked::no_targets 0 # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs 10.406545 # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.iocache.fast_writes 0 # number of fast writes performed
system.iocache.cache_copies 0 # number of cache copies performed
system.iocache.writebacks::writebacks 46667 # number of writebacks
system.iocache.writebacks::total 46667 # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide 152 # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total 152 # number of ReadReq MSHR misses
system.iocache.WriteReq_mshr_misses::pc.south_bridge.ide 29424 # number of WriteReq MSHR misses
system.iocache.WriteReq_mshr_misses::total 29424 # number of WriteReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide 29576 # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total 29576 # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide 29576 # number of overall MSHR misses
system.iocache.overall_mshr_misses::total 29576 # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide 9350172 # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total 9350172 # number of ReadReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::pc.south_bridge.ide 4995875791 # number of WriteReq MSHR miss cycles
system.iocache.WriteReq_mshr_miss_latency::total 4995875791 # number of WriteReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide 5005225963 # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total 5005225963 # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide 5005225963 # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total 5005225963 # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide 0.167585 # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total 0.167585 # mshr miss rate for ReadReq accesses
system.iocache.WriteReq_mshr_miss_rate::pc.south_bridge.ide 0.629795 # mshr miss rate for WriteReq accesses
system.iocache.WriteReq_mshr_miss_rate::total 0.629795 # mshr miss rate for WriteReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide 0.620992 # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total 0.620992 # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide 0.620992 # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total 0.620992 # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 61514.289474 # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 61514.289474 # average ReadReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::pc.south_bridge.ide 169789.144610 # average WriteReq mshr miss latency
system.iocache.WriteReq_avg_mshr_miss_latency::total 169789.144610 # average WriteReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 169232.687415 # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 169232.687415 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 169232.687415 # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 169232.687415 # average overall mshr miss latency
system.iocache.no_allocate_misses 0 # Number of misses that were no-allocate
system.pc.south_bridge.ide.disks0.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_bytes 34816 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks0.dma_read_txs 32 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks0.dma_write_full_pages 693 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_bytes 2985984 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks0.dma_write_txs 812 # Number of DMA write transactions.
system.pc.south_bridge.ide.disks1.dma_read_full_pages 0 # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_bytes 0 # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks1.dma_read_txs 0 # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks1.dma_write_full_pages 1 # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_bytes 4096 # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks1.dma_write_txs 1 # Number of DMA write transactions.
system.toL2Bus.throughput 52334793 # Throughput (bytes/s)
system.toL2Bus.trans_dist::ReadReq 1839633 # Transaction distribution
system.toL2Bus.trans_dist::ReadResp 1839631 # Transaction distribution
system.toL2Bus.trans_dist::WriteReq 6051 # Transaction distribution
system.toL2Bus.trans_dist::WriteResp 6051 # Transaction distribution
system.toL2Bus.trans_dist::Writeback 932295 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeReq 1096 # Transaction distribution
system.toL2Bus.trans_dist::UpgradeResp 1096 # Transaction distribution
system.toL2Bus.trans_dist::ReadExReq 194441 # Transaction distribution
system.toL2Bus.trans_dist::ReadExResp 165022 # Transaction distribution
system.toL2Bus.pkt_count_system.cpu0.icache.mem_side::system.l2c.cpu_side 1024400 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dcache.mem_side::system.l2c.cpu_side 3716860 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.itb.walker.port::system.l2c.cpu_side 38970 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count_system.cpu0.dtb.walker.port::system.l2c.cpu_side 150527 # Packet count per connected master and slave (bytes)
system.toL2Bus.pkt_count::total 4930757 # Packet count per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.icache.mem_side::system.l2c.cpu_side 32779776 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dcache.mem_side::system.l2c.cpu_side 124023122 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.itb.walker.port::system.l2c.cpu_side 132312 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size_system.cpu0.dtb.walker.port::system.l2c.cpu_side 525872 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.tot_pkt_size::total 157461082 # Cumulative packet size per connected master and slave (bytes)
system.toL2Bus.data_through_bus 268452219 # Total data (bytes)
system.toL2Bus.snoop_data_through_bus 226296 # Total snoop data (bytes)
system.toL2Bus.reqLayer0.occupancy 5204318000 # Layer occupancy (ticks)
system.toL2Bus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.toL2Bus.snoopLayer0.occupancy 697500 # Layer occupancy (ticks)
system.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer0.occupancy 2307741753 # Layer occupancy (ticks)
system.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer1.occupancy 4862432158 # Layer occupancy (ticks)
system.toL2Bus.respLayer1.utilization 0.1 # Layer utilization (%)
system.toL2Bus.respLayer2.occupancy 22450957 # Layer occupancy (ticks)
system.toL2Bus.respLayer2.utilization 0.0 # Layer utilization (%)
system.toL2Bus.respLayer3.occupancy 84915011 # Layer occupancy (ticks)
system.toL2Bus.respLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.throughput 1275830 # Throughput (bytes/s)
system.iobus.trans_dist::ReadReq 149760 # Transaction distribution
system.iobus.trans_dist::ReadResp 149760 # Transaction distribution
system.iobus.trans_dist::WriteReq 34632 # Transaction distribution
system.iobus.trans_dist::WriteResp 34632 # Transaction distribution
system.iobus.trans_dist::MessageReq 839 # Transaction distribution
system.iobus.trans_dist::MessageResp 839 # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.cmos.pio 36 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.dma1.pio 2 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio 3660 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide-pciconf 2 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.keyboard.pio 1160 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic1.pio 26 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pic2.pio 16 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.pit.pio 18 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.speaker.pio 287488 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio 432 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.i_dont_exist.pio 86 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio 14654 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.fake_floppy.pio 4 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.pciconfig.pio 2048 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total 309632 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 59152 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total 59152 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 1678 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total 1678 # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total 370462 # Packet count per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.cmos.pio 18 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.dma1.pio 1 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio 2064 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.ide-pciconf 4 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.keyboard.pio 580 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic1.pio 13 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pic2.pio 8 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.pit.pio 9 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.speaker.pio 143744 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio 864 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.i_dont_exist.pio 43 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.com_1.pio 7327 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.fake_floppy.pio 2 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::system.pc.pciconfig.pio 4096 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.bridge.master::total 158773 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side 1884352 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.ide.dma::total 1884352 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave 3356 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size_system.pc.south_bridge.io_apic.int_master::total 3356 # Cumulative packet size per connected master and slave (bytes)
system.iobus.tot_pkt_size::total 2046481 # Cumulative packet size per connected master and slave (bytes)
system.iobus.data_through_bus 6549906 # Total data (bytes)
system.iobus.reqLayer0.occupancy 1995988 # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer1.occupancy 28000 # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer2.occupancy 2000 # Layer occupancy (ticks)
system.iobus.reqLayer2.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer3.occupancy 3028000 # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer4.occupancy 1000 # Layer occupancy (ticks)
system.iobus.reqLayer4.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer5.occupancy 758000 # Layer occupancy (ticks)
system.iobus.reqLayer5.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer6.occupancy 24000 # Layer occupancy (ticks)
system.iobus.reqLayer6.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer7.occupancy 15000 # Layer occupancy (ticks)
system.iobus.reqLayer7.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer8.occupancy 18000 # Layer occupancy (ticks)
system.iobus.reqLayer8.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer9.occupancy 143745000 # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer10.occupancy 340000 # Layer occupancy (ticks)
system.iobus.reqLayer10.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer11.occupancy 86000 # Layer occupancy (ticks)
system.iobus.reqLayer11.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer13.occupancy 10951000 # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer17.occupancy 4000 # Layer occupancy (ticks)
system.iobus.reqLayer17.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer18.occupancy 266780963 # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization 0.0 # Layer utilization (%)
system.iobus.reqLayer19.occupancy 1024000 # Layer occupancy (ticks)
system.iobus.reqLayer19.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer0.occupancy 304424000 # Layer occupancy (ticks)
system.iobus.respLayer0.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer1.occupancy 30398000 # Layer occupancy (ticks)
system.iobus.respLayer1.utilization 0.0 # Layer utilization (%)
system.iobus.respLayer2.occupancy 839000 # Layer occupancy (ticks)
system.iobus.respLayer2.utilization 0.0 # Layer utilization (%)
system.cpu0.numCycles 1216058379 # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu0.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu0.committedInsts 70973751 # Number of instructions committed
system.cpu0.committedOps 144754752 # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses 132876215 # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu0.num_func_calls 954469 # number of times a function call or return occured
system.cpu0.num_conditional_control_insts 14058767 # number of instructions that are conditional controls
system.cpu0.num_int_insts 132876215 # number of integer instructions
system.cpu0.num_fp_insts 0 # number of float instructions
system.cpu0.num_int_register_reads 326195357 # number of times the integer registers were read
system.cpu0.num_int_register_writes 169360741 # number of times the integer registers were written
system.cpu0.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu0.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu0.num_mem_refs 13502778 # number of memory refs
system.cpu0.num_load_insts 9976335 # Number of load instructions
system.cpu0.num_store_insts 3526443 # Number of store instructions
system.cpu0.num_idle_cycles 1154763739.944412 # Number of idle cycles
system.cpu0.num_busy_cycles 61294639.055587 # Number of busy cycles
system.cpu0.not_idle_fraction 0.050404 # Percentage of non-idle cycles
system.cpu0.idle_fraction 0.949596 # Percentage of idle cycles
system.cpu0.kern.inst.arm 0 # number of arm instructions executed
system.cpu0.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu0.icache.tags.replacements 852277 # number of replacements
system.cpu0.icache.tags.tagsinuse 510.807193 # Cycle average of tags in use
system.cpu0.icache.tags.total_refs 128191488 # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs 852789 # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs 150.320288 # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle 147441059000 # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst 310.064023 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu1.inst 127.526237 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::cpu2.inst 73.216933 # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst 0.605594 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu1.inst 0.249075 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::cpu2.inst 0.143002 # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total 0.997670 # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::cpu0.inst 86216719 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu1.inst 39136583 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::cpu2.inst 2838186 # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total 128191488 # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst 86216719 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu1.inst 39136583 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::cpu2.inst 2838186 # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total 128191488 # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst 86216719 # number of overall hits
system.cpu0.icache.overall_hits::cpu1.inst 39136583 # number of overall hits
system.cpu0.icache.overall_hits::cpu2.inst 2838186 # number of overall hits
system.cpu0.icache.overall_hits::total 128191488 # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst 340588 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu1.inst 158821 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::cpu2.inst 373273 # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total 872682 # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst 340588 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu1.inst 158821 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::cpu2.inst 373273 # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total 872682 # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst 340588 # number of overall misses
system.cpu0.icache.overall_misses::cpu1.inst 158821 # number of overall misses
system.cpu0.icache.overall_misses::cpu2.inst 373273 # number of overall misses
system.cpu0.icache.overall_misses::total 872682 # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu1.inst 2239882500 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::cpu2.inst 5368625144 # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 7608507644 # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu1.inst 2239882500 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::cpu2.inst 5368625144 # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 7608507644 # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu1.inst 2239882500 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::cpu2.inst 5368625144 # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 7608507644 # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst 86557307 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu1.inst 39295404 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::cpu2.inst 3211459 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total 129064170 # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst 86557307 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu1.inst 39295404 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::cpu2.inst 3211459 # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total 129064170 # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst 86557307 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu1.inst 39295404 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::cpu2.inst 3211459 # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total 129064170 # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst 0.003935 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu1.inst 0.004042 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::cpu2.inst 0.116232 # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total 0.006762 # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst 0.003935 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu1.inst 0.004042 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::cpu2.inst 0.116232 # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total 0.006762 # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst 0.003935 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu1.inst 0.004042 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::cpu2.inst 0.116232 # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total 0.006762 # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu1.inst 14103.188495 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::cpu2.inst 14382.570248 # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 8718.533949 # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu1.inst 14103.188495 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu2.inst 14382.570248 # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 8718.533949 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu1.inst 14103.188495 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu2.inst 14382.570248 # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 8718.533949 # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs 3629 # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs 204 # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs 17.789216 # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.icache.fast_writes 0 # number of fast writes performed
system.cpu0.icache.cache_copies 0 # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu2.inst 19878 # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total 19878 # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu2.inst 19878 # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total 19878 # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu2.inst 19878 # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total 19878 # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu1.inst 158821 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::cpu2.inst 353395 # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total 512216 # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu1.inst 158821 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu2.inst 353395 # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total 512216 # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu1.inst 158821 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu2.inst 353395 # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total 512216 # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu1.inst 1921073500 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu2.inst 4443772241 # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 6364845741 # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu1.inst 1921073500 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu2.inst 4443772241 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 6364845741 # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu1.inst 1921073500 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu2.inst 4443772241 # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 6364845741 # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu1.inst 0.004042 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu2.inst 0.110042 # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total 0.003969 # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu1.inst 0.004042 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu2.inst 0.110042 # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total 0.003969 # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu1.inst 0.004042 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu2.inst 0.110042 # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total 0.003969 # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 12095.840600 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 12574.519280 # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12426.097078 # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu1.inst 12095.840600 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu2.inst 12574.519280 # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12426.097078 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu1.inst 12095.840600 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu2.inst 12574.519280 # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12426.097078 # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu0.dcache.tags.replacements 1633907 # number of replacements
system.cpu0.dcache.tags.tagsinuse 511.999457 # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs 19585249 # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs 1634419 # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs 11.983004 # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle 7549500 # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data 202.365565 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu1.data 302.948237 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::cpu2.data 6.685655 # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data 0.395245 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu1.data 0.591696 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::cpu2.data 0.013058 # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total 0.999999 # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::cpu0.data 4859041 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu1.data 2539484 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::cpu2.data 4098776 # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total 11497301 # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data 3389758 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu1.data 1674537 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::cpu2.data 3021878 # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total 8086173 # number of WriteReq hits
system.cpu0.dcache.demand_hits::cpu0.data 8248799 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu1.data 4214021 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::cpu2.data 7120654 # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total 19583474 # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data 8248799 # number of overall hits
system.cpu0.dcache.overall_hits::cpu1.data 4214021 # number of overall hits
system.cpu0.dcache.overall_hits::cpu2.data 7120654 # number of overall hits
system.cpu0.dcache.overall_hits::total 19583474 # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data 515086 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu1.data 231678 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::cpu2.data 978230 # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total 1724994 # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data 132508 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu1.data 60321 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::cpu2.data 122659 # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total 315488 # number of WriteReq misses
system.cpu0.dcache.demand_misses::cpu0.data 647594 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu1.data 291999 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::cpu2.data 1100889 # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total 2040482 # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data 647594 # number of overall misses
system.cpu0.dcache.overall_misses::cpu1.data 291999 # number of overall misses
system.cpu0.dcache.overall_misses::cpu2.data 1100889 # number of overall misses
system.cpu0.dcache.overall_misses::total 2040482 # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu1.data 3333147011 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::cpu2.data 16401267335 # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 19734414346 # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu1.data 2044900112 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu2.data 3952716068 # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 5997616180 # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu1.data 5378047123 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::cpu2.data 20353983403 # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 25732030526 # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu1.data 5378047123 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::cpu2.data 20353983403 # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 25732030526 # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data 5374127 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu1.data 2771162 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::cpu2.data 5077006 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total 13222295 # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data 3522266 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu1.data 1734858 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu2.data 3144537 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total 8401661 # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data 8896393 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu1.data 4506020 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::cpu2.data 8221543 # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total 21623956 # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data 8896393 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu1.data 4506020 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu2.data 8221543 # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total 21623956 # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data 0.095846 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu1.data 0.083603 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu2.data 0.192679 # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total 0.130461 # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data 0.037620 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu1.data 0.034770 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu2.data 0.039007 # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total 0.037551 # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data 0.072793 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu1.data 0.064802 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::cpu2.data 0.133903 # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total 0.094362 # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data 0.072793 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu1.data 0.064802 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::cpu2.data 0.133903 # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total 0.094362 # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu1.data 14386.981116 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu2.data 16766.269011 # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 11440.279993 # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu1.data 33900.301918 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu2.data 32225.242893 # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 19010.600023 # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu1.data 18418.032675 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu2.data 18488.679061 # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 12610.760853 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu1.data 18418.032675 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu2.data 18488.679061 # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 12610.760853 # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs 185998 # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs 11819 # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs 15.737203 # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes 0 # number of fast writes performed
system.cpu0.dcache.cache_copies 0 # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks 1543820 # number of writebacks
system.cpu0.dcache.writebacks::total 1543820 # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu2.data 387497 # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total 387497 # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu2.data 16923 # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total 16923 # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu2.data 404420 # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total 404420 # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu2.data 404420 # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total 404420 # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu1.data 231678 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::cpu2.data 590733 # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total 822411 # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu1.data 60321 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu2.data 105736 # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total 166057 # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu1.data 291999 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu2.data 696469 # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total 988468 # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu1.data 291999 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu2.data 696469 # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total 988468 # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu1.data 2867647989 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu2.data 8746594786 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 11614242775 # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu1.data 1913927888 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu2.data 3540253677 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 5454181565 # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu1.data 4781575877 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu2.data 12286848463 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 17068424340 # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu1.data 4781575877 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu2.data 12286848463 # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 17068424340 # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu1.data 30680226500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::cpu2.data 33146860500 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total 63827087000 # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu1.data 492961500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::cpu2.data 683134500 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.WriteReq_mshr_uncacheable_latency::total 1176096000 # number of WriteReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu1.data 31173188000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::cpu2.data 33829995000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total 65003183000 # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu1.data 0.083603 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu2.data 0.116355 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total 0.062199 # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu1.data 0.034770 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu2.data 0.033625 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total 0.019765 # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu1.data 0.064802 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu2.data 0.084713 # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total 0.045712 # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu1.data 0.064802 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu2.data 0.084713 # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total 0.045712 # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 12377.731114 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 14806.341928 # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14122.188024 # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 31729.047728 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 33482.008748 # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32845.237268 # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu1.data 16375.315933 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu2.data 17641.630084 # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17267.553770 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu1.data 16375.315933 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu2.data 17641.630084 # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17267.553770 # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu1.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::cpu2.data inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total inf # average ReadReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu1.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::cpu2.data inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.WriteReq_avg_mshr_uncacheable_latency::total inf # average WriteReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu1.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::cpu2.data inf # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total inf # average overall mshr uncacheable latency
system.cpu0.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu1.numCycles 2604006231 # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu1.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu1.committedInsts 35468286 # Number of instructions committed
system.cpu1.committedOps 68966826 # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses 64112699 # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses 0 # Number of float alu accesses
system.cpu1.num_func_calls 467397 # number of times a function call or return occured
system.cpu1.num_conditional_control_insts 6516733 # number of instructions that are conditional controls
system.cpu1.num_int_insts 64112699 # number of integer instructions
system.cpu1.num_fp_insts 0 # number of float instructions
system.cpu1.num_int_register_reads 154768017 # number of times the integer registers were read
system.cpu1.num_int_register_writes 82365610 # number of times the integer registers were written
system.cpu1.num_fp_register_reads 0 # number of times the floating registers were read
system.cpu1.num_fp_register_writes 0 # number of times the floating registers were written
system.cpu1.num_mem_refs 4696856 # number of memory refs
system.cpu1.num_load_insts 2960322 # Number of load instructions
system.cpu1.num_store_insts 1736534 # Number of store instructions
system.cpu1.num_idle_cycles 2474842610.831012 # Number of idle cycles
system.cpu1.num_busy_cycles 129163620.168988 # Number of busy cycles
system.cpu1.not_idle_fraction 0.049602 # Percentage of non-idle cycles
system.cpu1.idle_fraction 0.950398 # Percentage of idle cycles
system.cpu1.kern.inst.arm 0 # number of arm instructions executed
system.cpu1.kern.inst.quiesce 0 # number of quiesce instructions executed
system.cpu2.branchPred.lookups 28951326 # Number of BP lookups
system.cpu2.branchPred.condPredicted 28951326 # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect 314609 # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups 26444223 # Number of BTB lookups
system.cpu2.branchPred.BTBHits 25831001 # Number of BTB hits
system.cpu2.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct 97.681074 # BTB Hit Percentage
system.cpu2.branchPred.usedRAS 549086 # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect 62360 # Number of incorrect RAS predictions.
system.cpu2.numCycles 157333790 # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu2.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles 9628033 # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts 142779184 # Number of instructions fetch has processed
system.cpu2.fetch.Branches 28951326 # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches 26380087 # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles 54597571 # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles 1466251 # Number of cycles fetch has spent squashing
system.cpu2.fetch.TlbCycles 74094 # Number of cycles fetch has spent waiting for tlb
system.cpu2.fetch.BlockedCycles 26092625 # Number of cycles fetch has spent blocked
system.cpu2.fetch.MiscStallCycles 3700 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingDrainCycles 8528 # Number of cycles fetch has spent waiting on pipes to drain
system.cpu2.fetch.PendingTrapStallCycles 28165 # Number of stall cycles due to pending traps
system.cpu2.fetch.IcacheWaitRetryStallCycles 264 # Number of stall cycles due to full MSHR
system.cpu2.fetch.CacheLines 3211459 # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes 142418 # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.ItlbSquashes 1960 # Number of outstanding ITLB misses that were squashed
system.cpu2.fetch.rateDist::samples 91566528 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean 3.070894 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev 3.405285 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0 37107042 40.52% 40.52% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1 606936 0.66% 41.19% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2 23738841 25.93% 67.11% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3 323417 0.35% 67.47% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4 617037 0.67% 68.14% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5 822992 0.90% 69.04% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6 354044 0.39% 69.43% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7 540920 0.59% 70.02% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8 27455299 29.98% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total 91566528 # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate 0.184012 # Number of branch fetches per cycle
system.cpu2.fetch.rate 0.907492 # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles 11182494 # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles 24930048 # Number of cycles decode is blocked
system.cpu2.decode.RunCycles 34120224 # Number of cycles decode is running
system.cpu2.decode.UnblockCycles 1336422 # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles 1136839 # Number of cycles decode is squashing
system.cpu2.decode.DecodedInsts 280365996 # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts 12 # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles 1136839 # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles 12213242 # Number of cycles rename is idle
system.cpu2.rename.BlockCycles 15294999 # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles 4292193 # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles 34251970 # Number of cycles rename is running
system.cpu2.rename.UnblockCycles 5516857 # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts 279357990 # Number of instructions processed by rename
system.cpu2.rename.ROBFullEvents 7057 # Number of times rename has blocked due to ROB full
system.cpu2.rename.IQFullEvents 2496977 # Number of times rename has blocked due to IQ full
system.cpu2.rename.LSQFullEvents 2317195 # Number of times rename has blocked due to LSQ full
system.cpu2.rename.FullRegisterEvents 3859 # Number of times there has been no free registers
system.cpu2.rename.RenamedOperands 333649845 # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups 608867337 # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups 608867129 # Number of integer rename lookups
system.cpu2.rename.fp_rename_lookups 208 # Number of floating rename lookups
system.cpu2.rename.CommittedMaps 323590484 # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps 10059359 # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts 155930 # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts 156830 # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts 11908821 # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads 6436780 # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores 3659466 # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads 346383 # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores 291566 # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded 277678174 # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded 418845 # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued 276116383 # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued 64009 # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined 7123201 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined 10899779 # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved 56873 # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples 91566528 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean 3.015473 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev 2.405372 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0 27610803 30.15% 30.15% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1 6353978 6.94% 37.09% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2 4055937 4.43% 41.52% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3 2815603 3.07% 44.60% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4 25104677 27.42% 72.01% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5 1385023 1.51% 73.53% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6 23879782 26.08% 99.61% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7 304593 0.33% 99.94% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8 56132 0.06% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total 91566528 # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu 137927 34.75% 34.75% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult 241 0.06% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt 0 0.00% 34.81% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead 196105 49.41% 84.22% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite 62645 15.78% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass 83641 0.03% 0.03% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu 265753381 96.25% 96.28% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult 56758 0.02% 96.30% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv 49344 0.02% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt 0 0.00% 96.32% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead 6728768 2.44% 98.75% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite 3444491 1.25% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total 276116383 # Type of FU issued
system.cpu2.iq.rate 1.754972 # Inst issue rate
system.cpu2.iq.fu_busy_cnt 396918 # FU busy when requested
system.cpu2.iq.fu_busy_rate 0.001438 # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads 644304824 # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes 285224158 # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses 274754060 # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads 88 # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes 100 # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses 20 # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses 276429621 # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses 39 # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads 673179 # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads 1005768 # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses 7012 # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation 4597 # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores 510812 # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads 656130 # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked 10580 # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles 1136839 # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles 10403399 # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles 827340 # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts 278097019 # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts 73172 # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts 6436780 # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts 3659466 # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts 241606 # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents 635543 # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents 5914 # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents 4597 # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect 175933 # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect 181620 # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts 357553 # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts 275617670 # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts 6616724 # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts 498712 # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp 0 # number of swp insts executed
system.cpu2.iew.exec_nop 0 # number of nop insts executed
system.cpu2.iew.exec_refs 9995202 # number of memory reference insts executed
system.cpu2.iew.exec_branches 28042459 # Number of branches executed
system.cpu2.iew.exec_stores 3378478 # Number of stores executed
system.cpu2.iew.exec_rate 1.751802 # Inst execution rate
system.cpu2.iew.wb_sent 275465212 # cumulative count of insts sent to commit
system.cpu2.iew.wb_count 274754080 # cumulative count of insts written-back
system.cpu2.iew.wb_producers 213963670 # num instructions producing a value
system.cpu2.iew.wb_consumers 349997640 # num instructions consuming a value
system.cpu2.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate 1.746313 # insts written-back per cycle
system.cpu2.iew.wb_fanout 0.611329 # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts 7423416 # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls 361972 # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts 317845 # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples 90429689 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean 2.993166 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev 2.871852 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0 32465154 35.90% 35.90% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1 4609597 5.10% 41.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2 1298624 1.44% 42.43% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3 24718633 27.33% 69.77% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4 888931 0.98% 70.75% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5 601938 0.67% 71.42% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6 359938 0.40% 71.82% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7 23311721 25.78% 97.59% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8 2175153 2.41% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total 90429689 # Number of insts commited each cycle
system.cpu2.commit.committedInsts 137262623 # Number of instructions committed
system.cpu2.commit.committedOps 270671057 # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu2.commit.refs 8579665 # Number of memory references committed
system.cpu2.commit.loads 5431011 # Number of loads committed
system.cpu2.commit.membars 163136 # Number of memory barriers committed
system.cpu2.commit.branches 27702153 # Number of branches committed
system.cpu2.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu2.commit.int_insts 247298072 # Number of committed integer instructions.
system.cpu2.commit.function_calls 442677 # Number of function calls committed.
system.cpu2.commit.bw_lim_events 2175153 # number cycles where commit BW limit reached
system.cpu2.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu2.rob.rob_reads 366318021 # The number of ROB reads
system.cpu2.rob.rob_writes 557330113 # The number of ROB writes
system.cpu2.timesIdled 474514 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles 65767262 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles 4902343932 # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts 137262623 # Number of Instructions Simulated
system.cpu2.committedOps 270671057 # Number of Ops (including micro ops) Simulated
system.cpu2.committedInsts_total 137262623 # Number of Instructions Simulated
system.cpu2.cpi 1.146225 # CPI: Cycles Per Instruction
system.cpu2.cpi_total 1.146225 # CPI: Total CPI of All Threads
system.cpu2.ipc 0.872429 # IPC: Instructions Per Cycle
system.cpu2.ipc_total 0.872429 # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads 507419768 # number of integer regfile reads
system.cpu2.int_regfile_writes 327840306 # number of integer regfile writes
system.cpu2.fp_regfile_reads 62468 # number of floating regfile reads
system.cpu2.fp_regfile_writes 62496 # number of floating regfile writes
system.cpu2.misc_regfile_reads 89605766 # number of misc regfile reads
system.cpu2.misc_regfile_writes 140916 # number of misc regfile writes
system.cpu2.kern.inst.arm 0 # number of arm instructions executed
system.cpu2.kern.inst.quiesce 0 # number of quiesce instructions executed
---------- End Simulation Statistics ----------
|