summaryrefslogtreecommitdiff
path: root/tests/long/fs/80.solaris-boot/ref/sparc/solaris/t1000-simple-atomic/simout
blob: e75f41d79a42afa2dd74181f605d4eb02b073283 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
Redirecting stdout to build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic/simout
Redirecting stderr to build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic/simerr
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Sep 22 2013 06:07:13
gem5 started Sep 22 2013 06:07:33
gem5 executing on zizzer
command line: build/SPARC/gem5.opt -d build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic -re tests/run.py build/SPARC/tests/opt/long/fs/80.solaris-boot/sparc/solaris/t1000-simple-atomic
Global frequency set at 2000000000 ticks per second
info: No kernel set for full system simulation. Assuming you know what you're doing
      0: system.t1000.htod: Real-time clock set to Thu Jan  1 00:00:00 2009

      0: system.t1000.htod: Real-time clock set to 1230768000
info: Entering event queue @ 0.  Starting simulation...
info: Ignoring write to SPARC ERROR regsiter
info: Ignoring write to SPARC ERROR regsiter
Exiting @ tick 4467555024 because m5_exit instruction encountered