blob: f78f2bef4e84861ea95290ba7101fd468bd25cb2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.135471 # Number of seconds simulated
sim_ticks 135471331500 # Number of ticks simulated
final_tick 135471331500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 255662 # Simulator instruction rate (inst/s)
host_op_rate 255662 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 61240707 # Simulator tick rate (ticks/s)
host_mem_usage 220172 # Number of bytes of host memory used
host_seconds 2212.11 # Real time elapsed on the host
sim_insts 565552443 # Number of instructions simulated
sim_ops 565552443 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 61888 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1627392 # Number of bytes read from this memory
system.physmem.bytes_read::total 1689280 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 61888 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 61888 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 58944 # Number of bytes written to this memory
system.physmem.bytes_written::total 58944 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 967 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 25428 # Number of read requests responded to by this memory
system.physmem.num_reads::total 26395 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 921 # Number of write requests responded to by this memory
system.physmem.num_writes::total 921 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 456835 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 12012815 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 12469649 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 456835 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 456835 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 435103 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 435103 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 435103 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 456835 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 12012815 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 12904752 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 123970603 # DTB read hits
system.cpu.dtb.read_misses 28720 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 123999323 # DTB read accesses
system.cpu.dtb.write_hits 40821734 # DTB write hits
system.cpu.dtb.write_misses 42993 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 40864727 # DTB write accesses
system.cpu.dtb.data_hits 164792337 # DTB hits
system.cpu.dtb.data_misses 71713 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 164864050 # DTB accesses
system.cpu.itb.fetch_hits 66629589 # ITB hits
system.cpu.itb.fetch_misses 39 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 66629628 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 17 # Number of system calls
system.cpu.numCycles 270942664 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 78540801 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 72908130 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 3045250 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 42784442 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 41679238 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1625962 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 231 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 68608304 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 712216936 # Number of instructions fetch has processed
system.cpu.fetch.Branches 78540801 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 43305200 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 119376688 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 13084394 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 72934666 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 29 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 1077 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 66629589 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 948387 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 270906593 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.629013 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.455853 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 151529905 55.93% 55.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 10364245 3.83% 59.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 11839822 4.37% 64.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 10610225 3.92% 68.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 6991463 2.58% 70.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 2667986 0.98% 71.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3540757 1.31% 72.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 3105472 1.15% 74.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 70256718 25.93% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 270906593 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.289880 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.628663 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 86218522 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 56873885 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 104030125 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 13799230 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 9984831 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 3903379 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 1089 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 703205131 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 4386 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 9984831 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 94485896 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 12289062 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 1666 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 104300720 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 49844418 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 691143238 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 5409 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 37459217 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 6250189 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 527606706 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 907468723 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 907465803 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 2920 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 463854889 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 63751817 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 108 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 122 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 110700400 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 129196942 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 42484118 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 14760258 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 9703253 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 626892028 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 99 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 608695355 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 350153 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 60644934 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 33797171 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 82 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 270906593 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.246883 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.833563 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 55377469 20.44% 20.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 55325876 20.42% 40.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 54071762 19.96% 60.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 36846414 13.60% 74.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 30891550 11.40% 85.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 23842623 8.80% 94.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 10560250 3.90% 98.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3379294 1.25% 99.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 611355 0.23% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 270906593 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 2755770 75.48% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 30 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 75.48% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 573872 15.72% 91.20% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 321392 8.80% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 441149057 72.47% 72.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 7297 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 30 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 5 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 5 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 4 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 72.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 126283457 20.75% 93.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 41255500 6.78% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 608695355 # Type of FU issued
system.cpu.iq.rate 2.246584 # Inst issue rate
system.cpu.iq.fu_busy_cnt 3651064 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.005998 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1492294648 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 687539732 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 598944947 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 3872 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 2425 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 1713 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 612344476 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 1943 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 12180058 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 14682900 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 33847 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 5158 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 3032797 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 6745 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 162513 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 9984831 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 591994 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 80208 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 671175480 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1733020 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 129196942 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 42484118 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 99 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 8476 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 909 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 5158 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1342632 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 2208039 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 3550671 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 602850413 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 123999444 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 5844942 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 44283353 # number of nop insts executed
system.cpu.iew.exec_refs 164880697 # number of memory reference insts executed
system.cpu.iew.exec_branches 67045865 # Number of branches executed
system.cpu.iew.exec_stores 40881253 # Number of stores executed
system.cpu.iew.exec_rate 2.225011 # Inst execution rate
system.cpu.iew.wb_sent 600209978 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 598946660 # cumulative count of insts written-back
system.cpu.iew.wb_producers 417271834 # num instructions producing a value
system.cpu.iew.wb_consumers 532298467 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.210603 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.783906 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 69202424 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 17 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 3044252 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 260921762 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.306657 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.693748 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 81870366 31.38% 31.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 72918515 27.95% 59.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 26232772 10.05% 69.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8204750 3.14% 72.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 10788682 4.13% 76.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 20849092 7.99% 84.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 6203888 2.38% 87.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3594438 1.38% 88.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 30259259 11.60% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 260921762 # Number of insts commited each cycle
system.cpu.commit.committedInsts 601856963 # Number of instructions committed
system.cpu.commit.committedOps 601856963 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 153965363 # Number of memory references committed
system.cpu.commit.loads 114514042 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 62547159 # Number of branches committed
system.cpu.commit.fp_insts 1520 # Number of committed floating point instructions.
system.cpu.commit.int_insts 563954763 # Number of committed integer instructions.
system.cpu.commit.function_calls 1197610 # Number of function calls committed.
system.cpu.commit.bw_lim_events 30259259 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 901657501 # The number of ROB reads
system.cpu.rob.rob_writes 1352126118 # The number of ROB writes
system.cpu.timesIdled 919 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 36071 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 565552443 # Number of Instructions Simulated
system.cpu.committedOps 565552443 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 565552443 # Number of Instructions Simulated
system.cpu.cpi 0.479076 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.479076 # CPI: Total CPI of All Threads
system.cpu.ipc 2.087351 # IPC: Instructions Per Cycle
system.cpu.ipc_total 2.087351 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 848921354 # number of integer regfile reads
system.cpu.int_regfile_writes 492788777 # number of integer regfile writes
system.cpu.fp_regfile_reads 376 # number of floating regfile reads
system.cpu.fp_regfile_writes 51 # number of floating regfile writes
system.cpu.misc_regfile_reads 1 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.icache.replacements 46 # number of replacements
system.cpu.icache.tagsinuse 834.348638 # Cycle average of tags in use
system.cpu.icache.total_refs 66628172 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 990 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 67301.183838 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 834.348638 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.407397 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.407397 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 66628172 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 66628172 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 66628172 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 66628172 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 66628172 # number of overall hits
system.cpu.icache.overall_hits::total 66628172 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1417 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1417 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1417 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1417 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1417 # number of overall misses
system.cpu.icache.overall_misses::total 1417 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 51973000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 51973000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 51973000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 51973000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 51973000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 51973000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 66629589 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 66629589 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 66629589 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 66629589 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 66629589 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 66629589 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000021 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000021 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000021 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000021 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000021 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000021 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36678.193366 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36678.193366 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36678.193366 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36678.193366 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36678.193366 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36678.193366 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 427 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 427 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 427 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 427 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 427 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 427 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 990 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 990 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 990 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 990 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 990 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 990 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 37151000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 37151000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 37151000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 37151000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 37151000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 37151000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000015 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000015 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000015 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000015 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000015 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000015 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 37526.262626 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 37526.262626 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 37526.262626 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 37526.262626 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 37526.262626 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 37526.262626 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 460520 # number of replacements
system.cpu.dcache.tagsinuse 4093.381550 # Cycle average of tags in use
system.cpu.dcache.total_refs 148763474 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 464616 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 320.185861 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 141133000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4093.381550 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999361 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999361 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 111082723 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 111082723 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 37680696 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 37680696 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 55 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 55 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 148763419 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 148763419 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 148763419 # number of overall hits
system.cpu.dcache.overall_hits::total 148763419 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 577759 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 577759 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1770625 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1770625 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 2348384 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2348384 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2348384 # number of overall misses
system.cpu.dcache.overall_misses::total 2348384 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 8217146500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 8217146500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 45283421033 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 45283421033 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 15500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 15500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 53500567533 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 53500567533 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 53500567533 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 53500567533 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 111660482 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 111660482 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 39451321 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 39451321 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 56 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 56 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 151111803 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 151111803 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 151111803 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 151111803 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.005174 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.005174 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.044881 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.044881 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.017857 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.017857 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.015541 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.015541 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.015541 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.015541 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14222.446556 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14222.446556 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25574.823033 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25574.823033 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15500 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 15500 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 22781.865118 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22781.865118 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 22781.865118 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 22781.865118 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 260996 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 204500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 99 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 10 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 2636.323232 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 20450 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 444797 # number of writebacks
system.cpu.dcache.writebacks::total 444797 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 367652 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 367652 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1516116 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1516116 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 1 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 1 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1883768 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1883768 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1883768 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1883768 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 210107 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 210107 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 254509 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 254509 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 464616 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 464616 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 464616 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 464616 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1661680500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1661680500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5124983839 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5124983839 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6786664339 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6786664339 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6786664339 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6786664339 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001882 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001882 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006451 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006451 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.003075 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.003075 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.003075 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.003075 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7908.734597 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7908.734597 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 20136.748952 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20136.748952 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 14607.039661 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 14607.039661 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 14607.039661 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 14607.039661 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 950 # number of replacements
system.cpu.l2cache.tagsinuse 22952.523790 # Cycle average of tags in use
system.cpu.l2cache.total_refs 555154 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 23388 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 23.736703 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 21504.844350 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 828.512552 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 619.166888 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.656276 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.025284 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.018895 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.700455 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 23 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 205806 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 205829 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 444797 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 444797 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 233382 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 233382 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 23 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 439188 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 439211 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 23 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 439188 # number of overall hits
system.cpu.l2cache.overall_hits::total 439211 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 967 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 4296 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 5263 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 21132 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 21132 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 967 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 25428 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 26395 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 967 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 25428 # number of overall misses
system.cpu.l2cache.overall_misses::total 26395 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 34718000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 149139500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 183857500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 818881496 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 818881496 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 34718000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 968020996 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1002738996 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 34718000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 968020996 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1002738996 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 990 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 210102 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 211092 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 444797 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 444797 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 254514 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 254514 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 990 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 464616 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 465606 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 990 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 464616 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 465606 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.976768 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.020447 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.024932 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.083029 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.083029 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.976768 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.054729 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.056690 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.976768 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.054729 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.056690 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35902.792141 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34715.898510 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34933.973019 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 38750.780617 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 38750.780617 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35902.792141 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 38069.096901 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 37989.732752 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35902.792141 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 38069.096901 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 37989.732752 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 73496 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 7 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 10499.428571 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 921 # number of writebacks
system.cpu.l2cache.writebacks::total 921 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 967 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4296 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 5263 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21132 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 21132 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 967 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 25428 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 26395 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 967 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 25428 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 26395 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 31640000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 136100000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 167740000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 754125496 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 754125496 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 31640000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 890225496 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 921865496 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 31640000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 890225496 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 921865496 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.976768 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.020447 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.024932 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.083029 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.083029 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.976768 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.054729 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.056690 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.976768 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.054729 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.056690 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32719.751810 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31680.633147 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31871.556147 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 35686.423244 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 35686.423244 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32719.751810 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 35009.654554 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 34925.762303 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32719.751810 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 35009.654554 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 34925.762303 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|