blob: 373e7efc5134ed6c358b1a9772fb67d2e85abd77 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.164812 # Number of seconds simulated
sim_ticks 164812294500 # Number of ticks simulated
final_tick 164812294500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 186522 # Simulator instruction rate (inst/s)
host_op_rate 197094 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 53926880 # Simulator tick rate (ticks/s)
host_mem_usage 234728 # Number of bytes of host memory used
host_seconds 3056.22 # Real time elapsed on the host
sim_insts 570052720 # Number of instructions simulated
sim_ops 602360926 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 48192 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1770688 # Number of bytes read from this memory
system.physmem.bytes_read::total 1818880 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 48192 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 48192 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 203712 # Number of bytes written to this memory
system.physmem.bytes_written::total 203712 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 753 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 27667 # Number of read requests responded to by this memory
system.physmem.num_reads::total 28420 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 3183 # Number of write requests responded to by this memory
system.physmem.num_writes::total 3183 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 292405 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 10743665 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 11036070 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 292405 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 292405 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1236024 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1236024 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1236024 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 292405 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 10743665 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 12272094 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 329624590 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 85521151 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 80320824 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2362426 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 47149352 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 46837857 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1443093 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 967 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 68941793 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 669884423 # Number of instructions fetch has processed
system.cpu.fetch.Branches 85521151 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 48280950 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 130081078 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 13500418 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 119459363 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 639 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 67507706 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 807322 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 329533342 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.166395 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.195647 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 199452502 60.53% 60.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 20948711 6.36% 66.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 4950582 1.50% 68.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 14318865 4.35% 72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 8979173 2.72% 75.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 9434613 2.86% 78.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 4385548 1.33% 79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 5816824 1.77% 81.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 61246524 18.59% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 329533342 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.259450 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.032265 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 93614628 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 96158900 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 108189069 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 20521940 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 11048805 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4786965 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 1741 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 706200361 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 6232 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 11048805 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 107837275 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 14152380 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 49672 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 114426981 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 82018229 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 697376779 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 154 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 59681814 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 20119568 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 658 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 723981883 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3242139777 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3242139649 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 128 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 627419189 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 96562694 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 6452 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 6400 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 169999822 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 172950765 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 80642212 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 21622434 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 28168591 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 682111188 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 4787 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 646911424 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1425738 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 79572817 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 198257861 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1856 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 329533342 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.963114 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.727328 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 69109124 20.97% 20.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 85502964 25.95% 46.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 75902592 23.03% 69.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 41003361 12.44% 82.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 28586147 8.67% 91.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15096087 4.58% 95.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 5691070 1.73% 97.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 6514226 1.98% 99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2127771 0.65% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 329533342 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 205938 5.35% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2629007 68.31% 73.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 1013747 26.34% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 403964135 62.45% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 6565 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 166144548 25.68% 88.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 76796173 11.87% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 646911424 # Type of FU issued
system.cpu.iq.rate 1.962570 # Inst issue rate
system.cpu.iq.fu_busy_cnt 3848692 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.005949 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1628630584 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 761700595 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 638589501 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 650760096 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 30444381 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 23997945 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 128330 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 12058 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10420972 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 12743 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 33964 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 11048805 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 670880 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 80193 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 682182162 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 671811 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 172950765 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 80642212 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 3436 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 21821 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 3936 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 12058 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1313101 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 1582689 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2895790 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 642749974 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 164016211 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4161450 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 66187 # number of nop insts executed
system.cpu.iew.exec_refs 240022824 # number of memory reference insts executed
system.cpu.iew.exec_branches 74673150 # Number of branches executed
system.cpu.iew.exec_stores 76006613 # Number of stores executed
system.cpu.iew.exec_rate 1.949945 # Inst execution rate
system.cpu.iew.wb_sent 640083965 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 638589517 # cumulative count of insts written-back
system.cpu.iew.wb_producers 419034564 # num instructions producing a value
system.cpu.iew.wb_consumers 650591569 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.937324 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.644082 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 79830456 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 2931 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2422889 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 318484538 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.891335 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.233401 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 93876011 29.48% 29.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 104566020 32.83% 62.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 43293403 13.59% 75.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8795442 2.76% 78.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 26035150 8.17% 86.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 12750697 4.00% 90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 7572699 2.38% 93.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1269382 0.40% 93.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 20325734 6.38% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 318484538 # Number of insts commited each cycle
system.cpu.commit.committedInsts 570052771 # Number of instructions committed
system.cpu.commit.committedOps 602360977 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 219174060 # Number of memory references committed
system.cpu.commit.loads 148952820 # Number of loads committed
system.cpu.commit.membars 1328 # Number of memory barriers committed
system.cpu.commit.branches 70828827 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 533523539 # Number of committed integer instructions.
system.cpu.commit.function_calls 997573 # Number of function calls committed.
system.cpu.commit.bw_lim_events 20325734 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 980349625 # The number of ROB reads
system.cpu.rob.rob_writes 1375464218 # The number of ROB writes
system.cpu.timesIdled 6594 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 91248 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 570052720 # Number of Instructions Simulated
system.cpu.committedOps 602360926 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 570052720 # Number of Instructions Simulated
system.cpu.cpi 0.578235 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.578235 # CPI: Total CPI of All Threads
system.cpu.ipc 1.729400 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.729400 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3210711882 # number of integer regfile reads
system.cpu.int_regfile_writes 664273083 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 905231466 # number of misc regfile reads
system.cpu.misc_regfile_writes 3110 # number of misc regfile writes
system.cpu.icache.replacements 57 # number of replacements
system.cpu.icache.tagsinuse 692.699547 # Cycle average of tags in use
system.cpu.icache.total_refs 67506606 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 819 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 82425.648352 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 692.699547 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.338232 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.338232 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 67506606 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 67506606 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 67506606 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 67506606 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 67506606 # number of overall hits
system.cpu.icache.overall_hits::total 67506606 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1100 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1100 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1100 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1100 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1100 # number of overall misses
system.cpu.icache.overall_misses::total 1100 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 38665000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 38665000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 38665000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 38665000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 38665000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 38665000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 67507706 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 67507706 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 67507706 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 67507706 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 67507706 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 67507706 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000016 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000016 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000016 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000016 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000016 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000016 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35150 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35150 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35150 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35150 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35150 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35150 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 281 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 281 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 281 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 281 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 281 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 281 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 819 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 819 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 819 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 819 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 819 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 819 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 28673500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 28673500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 28673500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 28673500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 28673500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 28673500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000012 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000012 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35010.378510 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35010.378510 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35010.378510 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35010.378510 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35010.378510 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35010.378510 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 440349 # number of replacements
system.cpu.dcache.tagsinuse 4094.167847 # Cycle average of tags in use
system.cpu.dcache.total_refs 198867214 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 444445 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 447.450672 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 114097000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4094.167847 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999553 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999553 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 132006402 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 132006402 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 66857562 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 66857562 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 1696 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 1696 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 1554 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 1554 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 198863964 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 198863964 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 198863964 # number of overall hits
system.cpu.dcache.overall_hits::total 198863964 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 301447 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 301447 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2559969 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2559969 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 21 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 21 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 2861416 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2861416 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2861416 # number of overall misses
system.cpu.dcache.overall_misses::total 2861416 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3693455500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3693455500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 40398908535 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 40398908535 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 237000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 237000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 44092364035 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 44092364035 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 44092364035 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 44092364035 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 132307849 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 132307849 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1717 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 1717 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 1554 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 1554 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 201725380 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 201725380 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 201725380 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 201725380 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002278 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.002278 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.036878 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.036878 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.012231 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.012231 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.014185 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.014185 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.014185 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.014185 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12252.420824 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12252.420824 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15781.014745 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15781.014745 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11285.714286 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11285.714286 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15409.281291 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15409.281291 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15409.281291 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15409.281291 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 30249535 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 47000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 3035 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9966.897858 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 23500 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 420982 # number of writebacks
system.cpu.dcache.writebacks::total 420982 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 104126 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 104126 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2312844 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 2312844 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 21 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 21 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 2416970 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2416970 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 2416970 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2416970 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 197321 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 197321 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 247125 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 247125 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 444446 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 444446 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 444446 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 444446 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1545858000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1545858000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2729554035 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2729554035 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4275412035 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4275412035 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4275412035 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4275412035 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001491 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001491 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003560 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.003560 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002203 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.002203 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002203 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.002203 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7834.229504 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7834.229504 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11045.236358 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11045.236358 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 9619.643410 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 9619.643410 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 9619.643410 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 9619.643410 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 4243 # number of replacements
system.cpu.l2cache.tagsinuse 21902.752747 # Cycle average of tags in use
system.cpu.l2cache.total_refs 504961 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 25275 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 19.978675 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 20758.350420 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 181.193003 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 963.209324 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.633495 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.005530 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.029395 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.668419 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 63 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 191816 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 191879 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 420982 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 420982 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 224953 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 224953 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 63 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 416769 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 416832 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 63 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 416769 # number of overall hits
system.cpu.l2cache.overall_hits::total 416832 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 756 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 5500 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 6256 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 22177 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 22177 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 756 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 27677 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 28433 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 756 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 27677 # number of overall misses
system.cpu.l2cache.overall_misses::total 28433 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 27067500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 193993000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 221060500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 879298285 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 879298285 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 27067500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 1073291285 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1100358785 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 27067500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 1073291285 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1100358785 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 819 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 197316 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 198135 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 420982 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 420982 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 247130 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 247130 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 819 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 444446 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 445265 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 819 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 444446 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 445265 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.923077 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.027874 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.031574 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.089738 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.089738 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.923077 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.062273 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.063856 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.923077 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.062273 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.063856 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35803.571429 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 35271.454545 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 35335.757673 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 39649.108761 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 39649.108761 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35803.571429 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 38779.177115 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 38700.059262 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35803.571429 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 38779.177115 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 38700.059262 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 5679785 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 478 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 11882.395397 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 3183 # number of writebacks
system.cpu.l2cache.writebacks::total 3183 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 10 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 13 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 13 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 13 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 753 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 5490 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 6243 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 22177 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 22177 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 753 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 27667 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 28420 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 753 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 27667 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 28420 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24642000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 175481000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 200123000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 812123285 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 812123285 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24642000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 987604285 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 1012246285 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24642000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 987604285 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 1012246285 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.919414 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.027823 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.031509 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.089738 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.089738 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.919414 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.062251 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.063827 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.919414 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.062251 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.063827 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32725.099602 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31963.752277 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32055.582252 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36620.069667 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36620.069667 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32725.099602 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 35696.110348 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 35617.392153 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32725.099602 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 35696.110348 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 35617.392153 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|