blob: e05b6f9856d747d69e5e8bfa3bf2190975432565 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.177117 # Number of seconds simulated
sim_ticks 177116942500 # Number of ticks simulated
final_tick 177116942500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 89657 # Simulator instruction rate (inst/s)
host_tick_rate 26362655 # Simulator tick rate (ticks/s)
host_mem_usage 256136 # Number of bytes of host memory used
host_seconds 6718.48 # Real time elapsed on the host
sim_insts 602359810 # Number of instructions simulated
system.physmem.bytes_read 5833792 # Number of bytes read from this memory
system.physmem.bytes_inst_read 46976 # Number of instructions bytes read from this memory
system.physmem.bytes_written 3720320 # Number of bytes written to this memory
system.physmem.num_reads 91153 # Number of read requests responded to by this memory
system.physmem.num_writes 58130 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 32937515 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 265226 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 21004879 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 53942395 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 354233886 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 91144697 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 84232652 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 4003225 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 86347481 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 80064419 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1704141 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 1603 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 76798037 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 703840817 # Number of instructions fetch has processed
system.cpu.fetch.Branches 91144697 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 81768560 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 159197395 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 18458844 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 103018501 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 27 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 596 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 74422546 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 1338162 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 353393528 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.127927 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.980484 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 194196282 54.95% 54.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 25625707 7.25% 62.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 19294200 5.46% 67.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 24432014 6.91% 74.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 11774546 3.33% 77.91% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 13391437 3.79% 81.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 4604134 1.30% 83.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 7796226 2.21% 85.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 52278982 14.79% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 353393528 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.257301 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.986938 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 98941962 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 83442113 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 137180071 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 19452898 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 14376484 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 6300700 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 2518 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 740147617 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 7037 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 14376484 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 111904204 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 9631562 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 118839 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 143566748 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 73795691 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 727217623 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 278 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 59684680 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 10267337 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 352 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 752950298 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3380504235 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3380504107 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 128 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 627417402 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 125532896 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 13135 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 13128 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 131736703 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 179759563 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 82851365 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 19142240 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 24648771 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 702464419 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 9443 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 663065354 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 737309 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 99563138 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 237077273 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 3096 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 353393528 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.876280 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.733355 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 85420653 24.17% 24.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 90592891 25.64% 49.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 76061550 21.52% 71.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 42517322 12.03% 83.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 25489615 7.21% 90.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 18140901 5.13% 95.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 7279964 2.06% 97.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 6670408 1.89% 99.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 1220224 0.35% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 353393528 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 202199 4.87% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2984693 71.84% 76.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 967527 23.29% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 412589272 62.22% 62.22% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 6572 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 172499638 26.02% 88.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 77969869 11.76% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 663065354 # Type of FU issued
system.cpu.iq.rate 1.871829 # Inst issue rate
system.cpu.iq.fu_busy_cnt 4154419 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.006265 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1684415928 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 802048612 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 650214601 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 667219753 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 29667951 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 30806967 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 225012 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11842 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 12630350 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 13680 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 12577 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 14376484 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 831826 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 58719 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 702543187 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1852399 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 179759563 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 82851365 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 8113 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 13094 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 5271 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11842 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4161334 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 494337 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 4655671 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 656082264 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 169130146 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 6983090 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 69325 # number of nop insts executed
system.cpu.iew.exec_refs 245820033 # number of memory reference insts executed
system.cpu.iew.exec_branches 76462484 # Number of branches executed
system.cpu.iew.exec_stores 76689887 # Number of stores executed
system.cpu.iew.exec_rate 1.852116 # Inst execution rate
system.cpu.iew.wb_sent 652222843 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 650214617 # cumulative count of insts written-back
system.cpu.iew.wb_producers 423345319 # num instructions producing a value
system.cpu.iew.wb_consumers 657402766 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.835552 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.643966 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 602359861 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 100193357 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 6347 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 4062580 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 339017045 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.776783 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.152670 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 108187576 31.91% 31.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 106522126 31.42% 63.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 49316522 14.55% 77.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 9859363 2.91% 80.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 23336266 6.88% 87.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 14305882 4.22% 91.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 7916477 2.34% 94.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1329398 0.39% 94.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 18243435 5.38% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 339017045 # Number of insts commited each cycle
system.cpu.commit.count 602359861 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 219173611 # Number of memory references committed
system.cpu.commit.loads 148952596 # Number of loads committed
system.cpu.commit.membars 1328 # Number of memory barriers committed
system.cpu.commit.branches 70828603 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 533522647 # Number of committed integer instructions.
system.cpu.commit.function_calls 997573 # Number of function calls committed.
system.cpu.commit.bw_lim_events 18243435 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1023326216 # The number of ROB reads
system.cpu.rob.rob_writes 1419524916 # The number of ROB writes
system.cpu.timesIdled 37353 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 840358 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 602359810 # Number of Instructions Simulated
system.cpu.committedInsts_total 602359810 # Number of Instructions Simulated
system.cpu.cpi 0.588077 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.588077 # CPI: Total CPI of All Threads
system.cpu.ipc 1.700458 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.700458 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3275977261 # number of integer regfile reads
system.cpu.int_regfile_writes 676006750 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 943708295 # number of misc regfile reads
system.cpu.misc_regfile_writes 2660 # number of misc regfile writes
system.cpu.icache.replacements 41 # number of replacements
system.cpu.icache.tagsinuse 657.275674 # Cycle average of tags in use
system.cpu.icache.total_refs 74421550 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 765 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 97283.071895 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 657.275674 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.320935 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 74421550 # number of ReadReq hits
system.cpu.icache.demand_hits 74421550 # number of demand (read+write) hits
system.cpu.icache.overall_hits 74421550 # number of overall hits
system.cpu.icache.ReadReq_misses 996 # number of ReadReq misses
system.cpu.icache.demand_misses 996 # number of demand (read+write) misses
system.cpu.icache.overall_misses 996 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 34937500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 34937500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 34937500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 74422546 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 74422546 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 74422546 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.000013 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.000013 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.000013 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 35077.811245 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 35077.811245 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 35077.811245 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 0 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 231 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 231 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 231 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 765 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 765 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 765 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 26235000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 26235000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 26235000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000010 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.000010 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.000010 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 34294.117647 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 34294.117647 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 34294.117647 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 441200 # number of replacements
system.cpu.dcache.tagsinuse 4094.750887 # Cycle average of tags in use
system.cpu.dcache.total_refs 205785268 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 445296 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 462.131409 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 87972000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 4094.750887 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.999695 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 137930344 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 67852261 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits 1334 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits 1329 # number of StoreCondReq hits
system.cpu.dcache.demand_hits 205782605 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 205782605 # number of overall hits
system.cpu.dcache.ReadReq_misses 248964 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 1565270 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses 9 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses 1814234 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 1814234 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 3282822000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 27026336525 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency 201000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency 30309158525 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 30309158525 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 138179308 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses 1343 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses 1329 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 207596839 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 207596839 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.001802 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.022549 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate 0.006701 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate 0.008739 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.008739 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 13185.930496 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 17266.245775 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency 22333.333333 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 16706.311603 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 16706.311603 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 9583027 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2185 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 4385.824714 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 395250 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 51046 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 1317892 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits 9 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits 1368938 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 1368938 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 197918 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 247378 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses 445296 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 445296 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 1625205500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 2544318027 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 4169523527 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 4169523527 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.001432 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.003564 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.002145 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.002145 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 8211.509312 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 10285.142684 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 9363.487494 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 9363.487494 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 72965 # number of replacements
system.cpu.l2cache.tagsinuse 17807.300199 # Cycle average of tags in use
system.cpu.l2cache.total_refs 421253 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 88492 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 4.760351 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 1881.136315 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 15926.163884 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.057408 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.486028 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 165871 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits 395250 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits 189027 # number of ReadExReq hits
system.cpu.l2cache.demand_hits 354898 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 354898 # number of overall hits
system.cpu.l2cache.ReadReq_misses 32808 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses 58355 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 91163 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 91163 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 1126263500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 2003081500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 3129345000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 3129345000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 198679 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses 395250 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 247382 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 446061 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 446061 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.165131 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 0.235890 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.204373 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.204373 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34328.928920 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34325.790421 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34326.919913 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34326.919913 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 2057500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 352 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5845.170455 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 58130 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits 10 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 10 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 32798 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 58355 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 91153 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 91153 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 1019340000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 1822214500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 2841554500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 2841554500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.165080 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.235890 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.204351 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.204351 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31079.334106 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31226.364493 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31173.461104 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31173.461104 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|