blob: 46c52650208080e4ca6f0361490eff478a76cdc8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.164278 # Number of seconds simulated
sim_ticks 164277874000 # Number of ticks simulated
final_tick 164277874000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 203470 # Simulator instruction rate (inst/s)
host_op_rate 215002 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 58636208 # Simulator tick rate (ticks/s)
host_mem_usage 227276 # Number of bytes of host memory used
host_seconds 2801.65 # Real time elapsed on the host
sim_insts 570051643 # Number of instructions simulated
sim_ops 602359850 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 5845952 # Number of bytes read from this memory
system.physmem.bytes_inst_read 50048 # Number of instructions bytes read from this memory
system.physmem.bytes_written 3721408 # Number of bytes written to this memory
system.physmem.num_reads 91343 # Number of read requests responded to by this memory
system.physmem.num_writes 58147 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 35585754 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 304655 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 22653130 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 58238884 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 328555749 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 85495228 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 80299392 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2363839 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 47188450 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 46808758 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1441266 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 2064 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 68932526 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 669692235 # Number of instructions fetch has processed
system.cpu.fetch.Branches 85495228 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 48250024 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 130038876 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 13469589 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 117716369 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 19 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 673 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 67498352 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 807371 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 327717199 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.177607 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.200173 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 197678537 60.32% 60.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 20955398 6.39% 66.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 4944268 1.51% 68.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 14317146 4.37% 72.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 8982056 2.74% 75.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 9405272 2.87% 78.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 4386310 1.34% 79.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 5814100 1.77% 81.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 61234112 18.69% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 327717199 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.260215 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.038291 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 93143264 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 94872868 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 108628769 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 20045238 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 11027060 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4784060 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 1759 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 705973468 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 5432 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 11027060 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 107429081 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 13945008 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 118563 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 114317154 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 80880333 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 697178999 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 231 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 59283430 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 19375407 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 624 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 723780453 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3241174730 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3241174602 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 128 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 627417466 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 96362987 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 11553 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 11552 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 169904976 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 172902366 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 80616631 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 21434396 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 27805052 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 681951411 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 9116 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 646829241 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1424329 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 79415012 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 197703011 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 2761 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 327717199 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.973742 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.738606 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 68508405 20.90% 20.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 84956160 25.92% 46.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 75144846 22.93% 69.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 40581693 12.38% 82.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 28626833 8.74% 90.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15169754 4.63% 95.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 5928523 1.81% 97.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 6496810 1.98% 99.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2304175 0.70% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 327717199 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 204843 5.11% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.11% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2907010 72.53% 77.64% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 896423 22.36% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 403920439 62.45% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 6568 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 166108811 25.68% 88.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 76793420 11.87% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 646829241 # Type of FU issued
system.cpu.iq.rate 1.968705 # Inst issue rate
system.cpu.iq.fu_busy_cnt 4008276 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.006197 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1626808250 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 761386923 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 638549644 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 650837497 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 30424903 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 23949762 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 129784 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11648 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10395608 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 12818 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 12531 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 11027060 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 853408 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 62572 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 682026706 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 660555 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 172902366 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 80616631 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 7782 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 13060 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 6245 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11648 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1315368 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 1582506 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2897874 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 642687405 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 163985784 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4141836 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 66179 # number of nop insts executed
system.cpu.iew.exec_refs 239997187 # number of memory reference insts executed
system.cpu.iew.exec_branches 74667058 # Number of branches executed
system.cpu.iew.exec_stores 76011403 # Number of stores executed
system.cpu.iew.exec_rate 1.956098 # Inst execution rate
system.cpu.iew.wb_sent 640040588 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 638549660 # cumulative count of insts written-back
system.cpu.iew.wb_producers 420197588 # num instructions producing a value
system.cpu.iew.wb_consumers 654962025 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.943505 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.641560 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 570051694 # The number of committed instructions
system.cpu.commit.commitCommittedOps 602359901 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 79676133 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 6355 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2424230 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 316690140 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.902048 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.239406 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 92731092 29.28% 29.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 104002875 32.84% 62.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 43058477 13.60% 75.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8922442 2.82% 78.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 25674548 8.11% 86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 13103987 4.14% 90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 7582493 2.39% 93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1154147 0.36% 93.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 20460079 6.46% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 316690140 # Number of insts commited each cycle
system.cpu.commit.committedInsts 570051694 # Number of instructions committed
system.cpu.commit.committedOps 602359901 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 219173627 # Number of memory references committed
system.cpu.commit.loads 148952604 # Number of loads committed
system.cpu.commit.membars 1328 # Number of memory barriers committed
system.cpu.commit.branches 70828611 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 533522679 # Number of committed integer instructions.
system.cpu.commit.function_calls 997573 # Number of function calls committed.
system.cpu.commit.bw_lim_events 20460079 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 978265483 # The number of ROB reads
system.cpu.rob.rob_writes 1375131668 # The number of ROB writes
system.cpu.timesIdled 36876 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 838550 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 570051643 # Number of Instructions Simulated
system.cpu.committedOps 602359850 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 570051643 # Number of Instructions Simulated
system.cpu.cpi 0.576361 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.576361 # CPI: Total CPI of All Threads
system.cpu.ipc 1.735023 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.735023 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3210434144 # number of integer regfile reads
system.cpu.int_regfile_writes 664206400 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 905030713 # number of misc regfile reads
system.cpu.misc_regfile_writes 2676 # number of misc regfile writes
system.cpu.icache.replacements 62 # number of replacements
system.cpu.icache.tagsinuse 695.805278 # Cycle average of tags in use
system.cpu.icache.total_refs 67497251 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 819 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 82414.225885 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 695.805278 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.339749 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.339749 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 67497251 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 67497251 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 67497251 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 67497251 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 67497251 # number of overall hits
system.cpu.icache.overall_hits::total 67497251 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1101 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1101 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1101 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1101 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1101 # number of overall misses
system.cpu.icache.overall_misses::total 1101 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 37785500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 37785500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 37785500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 37785500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 37785500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 37785500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 67498352 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 67498352 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 67498352 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 67498352 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 67498352 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 67498352 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000016 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000016 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000016 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34319.255223 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34319.255223 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34319.255223 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 282 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 282 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 282 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 282 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 282 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 282 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 819 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 819 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 819 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 819 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 819 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 819 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 27945500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 27945500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 27945500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 27945500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 27945500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 27945500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34121.489621 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34121.489621 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34121.489621 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 440502 # number of replacements
system.cpu.dcache.tagsinuse 4094.647718 # Cycle average of tags in use
system.cpu.dcache.total_refs 199930074 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 444598 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 449.687300 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 88231000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4094.647718 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999670 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999670 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 132066425 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 132066425 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 67860846 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 67860846 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 1466 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 1466 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 1337 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 1337 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 199927271 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 199927271 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 199927271 # number of overall hits
system.cpu.dcache.overall_hits::total 199927271 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 249429 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 249429 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1556685 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1556685 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 16 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 16 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1806114 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1806114 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1806114 # number of overall misses
system.cpu.dcache.overall_misses::total 1806114 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3287429500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3287429500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 27038709023 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 27038709023 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 163500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 163500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 30326138523 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 30326138523 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 30326138523 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 30326138523 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 132315854 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 132315854 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1482 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 1482 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 1337 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 1337 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 201733385 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 201733385 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 201733385 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 201733385 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001885 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.022425 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.010796 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.008953 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.008953 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13179.820711 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17369.415793 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 10218.750000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16790.821910 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16790.821910 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 9531023 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2188 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 4356.043419 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 394920 # number of writebacks
system.cpu.dcache.writebacks::total 394920 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 51943 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 51943 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1309572 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1309572 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 16 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 16 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1361515 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1361515 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1361515 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1361515 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 197486 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 197486 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 247113 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 247113 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 444599 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 444599 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 444599 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 444599 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1627372000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1627372000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2541087023 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2541087023 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4168459023 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4168459023 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4168459023 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4168459023 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001493 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003560 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8240.442360 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10283.097300 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 9375.772377 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 9375.772377 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 73147 # number of replacements
system.cpu.l2cache.tagsinuse 17814.593774 # Cycle average of tags in use
system.cpu.l2cache.total_refs 421447 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 88664 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 4.753305 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 15926.190244 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 37.609584 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 1850.793945 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.486029 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.001148 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.056482 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.543658 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 37 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 165212 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 165249 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 394920 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 394920 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 188816 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 188816 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 37 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 354028 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 354065 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 37 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 354028 # number of overall hits
system.cpu.l2cache.overall_hits::total 354065 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 782 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 32272 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 33054 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 58299 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 58299 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 782 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 90571 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 91353 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 782 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 90571 # number of overall misses
system.cpu.l2cache.overall_misses::total 91353 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 26847500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1107385000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 1134232500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2000629500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 2000629500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 26847500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 3108014500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 3134862000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 26847500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 3108014500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 3134862000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 819 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 197484 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 198303 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 394920 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 394920 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 247115 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 247115 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 819 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 444599 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 445418 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 819 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 444599 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 445418 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.954823 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163416 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.235918 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.954823 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.203714 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.954823 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.203714 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34331.841432 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34314.111304 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34316.703546 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34331.841432 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34315.779885 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34331.841432 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34315.779885 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 1901500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 340 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5592.647059 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 58147 # number of writebacks
system.cpu.l2cache.writebacks::total 58147 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 10 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 10 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 10 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 782 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 32262 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 33044 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 58299 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 58299 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 782 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 90561 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 91343 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 782 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 90561 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 91343 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24334000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1002753500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1027087500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1820295000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1820295000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24334000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 2823048500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 2847382500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24334000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2823048500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 2847382500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.954823 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163365 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.235918 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.954823 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.203691 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.954823 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.203691 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31117.647059 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31081.566549 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31223.434364 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31117.647059 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31172.894513 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31117.647059 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31172.894513 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|
