blob: c74978b2c6b6e221bdd02b82fcc3f5adfb751a4b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.164804 # Number of seconds simulated
sim_ticks 164803697500 # Number of ticks simulated
final_tick 164803697500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 225505 # Simulator instruction rate (inst/s)
host_op_rate 238286 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 65194032 # Simulator tick rate (ticks/s)
host_mem_usage 234780 # Number of bytes of host memory used
host_seconds 2527.90 # Real time elapsed on the host
sim_insts 570052730 # Number of instructions simulated
sim_ops 602360936 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 47616 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1769280 # Number of bytes read from this memory
system.physmem.bytes_read::total 1816896 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 47616 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 47616 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 202944 # Number of bytes written to this memory
system.physmem.bytes_written::total 202944 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 744 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 27645 # Number of read requests responded to by this memory
system.physmem.num_reads::total 28389 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 3171 # Number of write requests responded to by this memory
system.physmem.num_writes::total 3171 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 288926 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 10735681 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 11024607 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 288926 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 288926 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 1231429 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1231429 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 1231429 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 288926 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 10735681 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 12256036 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 329607396 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 85521262 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 80324005 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2361364 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 47163773 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 46836425 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1442496 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 971 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 68931742 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 669855776 # Number of instructions fetch has processed
system.cpu.fetch.Branches 85521262 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 48278921 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 130072968 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 13495551 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 119465420 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 697 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 67497575 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 806206 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 329517095 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.166390 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.195660 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 199444353 60.53% 60.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 20947099 6.36% 66.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 4950101 1.50% 68.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 14318334 4.35% 72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 8976585 2.72% 75.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 9434873 2.86% 78.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 4385962 1.33% 79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 5814434 1.76% 81.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 61245354 18.59% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 329517095 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.259464 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.032284 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 93615293 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 96153951 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 108189677 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 20513543 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 11044631 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4783839 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 1715 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 706162861 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 6102 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 11044631 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 107837587 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 14124315 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 49845 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 114419609 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 82041108 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 697343102 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 146 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 59702950 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 20121716 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 628 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 723953896 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3241969745 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3241969617 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 128 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 627419205 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 96534691 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 6461 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 6411 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 169960309 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 172942863 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 80636505 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 21738448 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 28392401 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 682081084 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 4755 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 646873471 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1427255 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 79546312 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 198336630 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1822 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 329517095 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.963095 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.726025 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 69073062 20.96% 20.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 85428169 25.93% 46.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 76011979 23.07% 69.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 40983157 12.44% 82.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 28619491 8.69% 91.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15088313 4.58% 95.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 5676552 1.72% 97.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 6597944 2.00% 99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2038428 0.62% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 329517095 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 205689 5.35% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2625601 68.27% 73.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 1014507 26.38% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 403948716 62.45% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 6566 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 166134463 25.68% 88.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 76783723 11.87% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 646873471 # Type of FU issued
system.cpu.iq.rate 1.962558 # Inst issue rate
system.cpu.iq.fu_busy_cnt 3845797 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.005945 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1628537053 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 761643882 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 638542497 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 650719248 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 30433842 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 23990041 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 126515 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11992 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10415263 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 12768 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 35443 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 11044631 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 670742 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 80165 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 682151912 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 669326 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 172942863 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 80636505 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 3402 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 21938 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 3947 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11992 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1313002 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 1582154 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2895156 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 642705109 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 164002272 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4168362 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 66073 # number of nop insts executed
system.cpu.iew.exec_refs 239994615 # number of memory reference insts executed
system.cpu.iew.exec_branches 74670654 # Number of branches executed
system.cpu.iew.exec_stores 75992343 # Number of stores executed
system.cpu.iew.exec_rate 1.949911 # Inst execution rate
system.cpu.iew.wb_sent 640039570 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 638542513 # cumulative count of insts written-back
system.cpu.iew.wb_producers 419139421 # num instructions producing a value
system.cpu.iew.wb_consumers 650719166 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.937282 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.644117 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 79800581 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 2933 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2421751 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 318472465 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.891407 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.233429 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 93877002 29.48% 29.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 104551194 32.83% 62.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 43288621 13.59% 75.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8793504 2.76% 78.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 26039044 8.18% 86.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 12759663 4.01% 90.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 7570973 2.38% 93.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1268002 0.40% 93.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 20324462 6.38% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 318472465 # Number of insts commited each cycle
system.cpu.commit.committedInsts 570052781 # Number of instructions committed
system.cpu.commit.committedOps 602360987 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 219174064 # Number of memory references committed
system.cpu.commit.loads 148952822 # Number of loads committed
system.cpu.commit.membars 1328 # Number of memory barriers committed
system.cpu.commit.branches 70828829 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 533523547 # Number of committed integer instructions.
system.cpu.commit.function_calls 997573 # Number of function calls committed.
system.cpu.commit.bw_lim_events 20324462 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 980308959 # The number of ROB reads
system.cpu.rob.rob_writes 1375400190 # The number of ROB writes
system.cpu.timesIdled 6717 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 90301 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 570052730 # Number of Instructions Simulated
system.cpu.committedOps 602360936 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 570052730 # Number of Instructions Simulated
system.cpu.cpi 0.578205 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.578205 # CPI: Total CPI of All Threads
system.cpu.ipc 1.729490 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.729490 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3210477235 # number of integer regfile reads
system.cpu.int_regfile_writes 664240650 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 905174301 # number of misc regfile reads
system.cpu.misc_regfile_writes 3114 # number of misc regfile writes
system.cpu.icache.replacements 52 # number of replacements
system.cpu.icache.tagsinuse 687.184912 # Cycle average of tags in use
system.cpu.icache.total_refs 67496491 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 806 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 83742.544665 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 687.184912 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.335540 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.335540 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 67496491 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 67496491 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 67496491 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 67496491 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 67496491 # number of overall hits
system.cpu.icache.overall_hits::total 67496491 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1084 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1084 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1084 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1084 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1084 # number of overall misses
system.cpu.icache.overall_misses::total 1084 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 38240500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 38240500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 38240500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 38240500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 38240500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 38240500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 67497575 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 67497575 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 67497575 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 67497575 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 67497575 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 67497575 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000016 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000016 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000016 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000016 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000016 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000016 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35277.214022 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35277.214022 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35277.214022 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35277.214022 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35277.214022 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35277.214022 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 278 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 278 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 278 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 278 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 278 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 278 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 806 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 806 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 806 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 806 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 806 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 806 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 28447000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 28447000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 28447000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 28447000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 28447000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 28447000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000012 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000012 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 35294.044665 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 35294.044665 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 35294.044665 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 35294.044665 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 35294.044665 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 35294.044665 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 440291 # number of replacements
system.cpu.dcache.tagsinuse 4094.113591 # Cycle average of tags in use
system.cpu.dcache.total_refs 198859922 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 444387 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 447.492663 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 116513000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4094.113591 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999539 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999539 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 132001023 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 132001023 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 66855661 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 66855661 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 1682 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 1682 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 1556 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 1556 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 198856684 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 198856684 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 198856684 # number of overall hits
system.cpu.dcache.overall_hits::total 198856684 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 301329 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 301329 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 2561870 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 2561870 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 21 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 21 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 2863199 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2863199 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2863199 # number of overall misses
system.cpu.dcache.overall_misses::total 2863199 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3693934500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3693934500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 40457905629 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 40457905629 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 239500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 239500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 44151840129 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 44151840129 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 44151840129 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 44151840129 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 132302352 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 132302352 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1703 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 1703 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 1556 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 1556 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 201719883 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 201719883 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 201719883 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 201719883 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.002278 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.002278 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.036905 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.036905 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.012331 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.012331 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.014194 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.014194 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.014194 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.014194 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12258.808478 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12258.808478 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 15792.333580 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 15792.333580 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 11404.761905 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 11404.761905 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15420.458071 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15420.458071 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15420.458071 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15420.458071 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 30335630 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 47000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2896 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 10475.010359 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 23500 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 420959 # number of writebacks
system.cpu.dcache.writebacks::total 420959 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 104056 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 104056 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2314755 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 2314755 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 21 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 21 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 2418811 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2418811 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 2418811 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2418811 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 197273 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 197273 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 247115 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 247115 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 444388 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 444388 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 444388 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 444388 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1546524000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1546524000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2753005629 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2753005629 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4299529629 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4299529629 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4299529629 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4299529629 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001491 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.001491 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003560 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.003560 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002203 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.002203 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002203 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.002203 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 7839.511743 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 7839.511743 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11140.584865 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11140.584865 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 9675.170412 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 9675.170412 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 9675.170412 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 9675.170412 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 4217 # number of replacements
system.cpu.l2cache.tagsinuse 21894.602072 # Cycle average of tags in use
system.cpu.l2cache.total_refs 504860 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 25241 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 20.001585 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 20759.338160 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 175.468440 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 959.795472 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.633525 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.005355 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.029291 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.668170 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 59 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 191780 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 191839 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 420959 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 420959 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 224954 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 224954 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 59 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 416734 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 416793 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 59 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 416734 # number of overall hits
system.cpu.l2cache.overall_hits::total 416793 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 747 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 5486 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 6233 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 22168 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 22168 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 747 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 27654 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 28401 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 747 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 27654 # number of overall misses
system.cpu.l2cache.overall_misses::total 28401 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 26795000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 193549000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 220344000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 905171285 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 905171285 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 26795000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 1098720285 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1125515285 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 26795000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 1098720285 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1125515285 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 806 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 197266 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 198072 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 420959 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 420959 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 247122 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 247122 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 806 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 444388 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 445194 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 806 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 444388 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 445194 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.926799 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.027810 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.031468 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.089705 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.089705 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.926799 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.062229 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.063795 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.926799 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.062229 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.063795 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35870.147256 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 35280.532264 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 35351.195251 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 40832.338732 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 40832.338732 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35870.147256 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 39730.971469 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 39629.424492 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35870.147256 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 39730.971469 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 39629.424492 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 7329785 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 547 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 13399.972578 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 3171 # number of writebacks
system.cpu.l2cache.writebacks::total 3171 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 3 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 9 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 12 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 3 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 9 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 12 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 3 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 9 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 12 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 744 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 5477 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 6221 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 22168 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 22168 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 744 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 27645 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 28389 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 744 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 27645 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 28389 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24393000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 175108500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 199501500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 838007785 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 838007785 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24393000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1013116285 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 1037509285 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24393000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1013116285 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 1037509285 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.923077 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.027765 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.031408 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.089705 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.089705 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.923077 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.062209 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.063768 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.923077 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.062209 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.063768 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32786.290323 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31971.608545 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32069.040347 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 37802.588641 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 37802.588641 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32786.290323 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 36647.360644 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 36546.172285 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32786.290323 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 36647.360644 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 36546.172285 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|