blob: 8bc0cbb1b76b845264c01d566658a587b8845e5e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.164248 # Number of seconds simulated
sim_ticks 164248292500 # Number of ticks simulated
final_tick 164248292500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 250614 # Simulator instruction rate (inst/s)
host_op_rate 264817 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 72208895 # Simulator tick rate (ticks/s)
host_mem_usage 224524 # Number of bytes of host memory used
host_seconds 2274.63 # Real time elapsed on the host
sim_insts 570052728 # Number of instructions simulated
sim_ops 602360935 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 5850432 # Number of bytes read from this memory
system.physmem.bytes_inst_read 51136 # Number of instructions bytes read from this memory
system.physmem.bytes_written 3722112 # Number of bytes written to this memory
system.physmem.num_reads 91413 # Number of read requests responded to by this memory
system.physmem.num_writes 58158 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 35619439 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 311334 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 22661496 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 58280935 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 328496586 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 85500889 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 80301573 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2363462 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 47194810 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 46809578 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1441693 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 2047 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 68928725 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 669724193 # Number of instructions fetch has processed
system.cpu.fetch.Branches 85500889 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 48251271 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 130040939 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 13471504 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 117632066 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 26 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 466 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 67495318 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 807242 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 327633093 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.178244 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.200456 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 197592366 60.31% 60.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 20955363 6.40% 66.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 4944852 1.51% 68.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 14316797 4.37% 72.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 8978717 2.74% 75.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 9406752 2.87% 78.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 4386482 1.34% 79.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 5812411 1.77% 81.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 61239353 18.69% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 327633093 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.260279 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.038755 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 93122772 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 94805335 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 108615724 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 20060132 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 11029130 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4785077 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 1812 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 705993706 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 5866 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 11029130 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 107405098 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 13994903 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 53643 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 114322395 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 80827924 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 697209083 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 245 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 59229209 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 19383033 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 653 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 723812839 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3241314962 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3241314834 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 128 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 627419202 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 96393637 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 6694 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 6687 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 169956085 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 172904405 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 80621547 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 21577919 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 28225780 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 681971655 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 4856 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 646826004 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1423990 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 79433587 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 197870891 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1925 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 327633093 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.974239 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.736392 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 68428283 20.89% 20.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 84743637 25.87% 46.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 75345420 23.00% 69.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 40565003 12.38% 82.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 28664322 8.75% 90.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15213545 4.64% 95.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 5876273 1.79% 97.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 6659013 2.03% 99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 2137597 0.65% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 327633093 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 205009 5.12% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.12% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2904405 72.49% 77.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 897167 22.39% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 403920644 62.45% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 6585 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.45% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 166111461 25.68% 88.13% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 76787311 11.87% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 646826004 # Type of FU issued
system.cpu.iq.rate 1.969049 # Inst issue rate
system.cpu.iq.fu_busy_cnt 4006581 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.006194 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1626715636 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 761421594 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 638533475 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 36 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 16 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 650832565 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 20 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 30420680 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 23951584 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 127945 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 11724 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10400307 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 12832 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 12549 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 11029130 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 827373 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 62655 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 682042744 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 662438 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 172904405 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 80621547 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 3504 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 13090 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 6258 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 11724 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1313555 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 1583724 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2897279 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 642671991 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 163979527 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4154013 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 66233 # number of nop insts executed
system.cpu.iew.exec_refs 239982954 # number of memory reference insts executed
system.cpu.iew.exec_branches 74668739 # Number of branches executed
system.cpu.iew.exec_stores 76003427 # Number of stores executed
system.cpu.iew.exec_rate 1.956404 # Inst execution rate
system.cpu.iew.wb_sent 640027985 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 638533491 # cumulative count of insts written-back
system.cpu.iew.wb_producers 420151811 # num instructions producing a value
system.cpu.iew.wb_consumers 654946950 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.943806 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.641505 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 570052779 # The number of committed instructions
system.cpu.commit.commitCommittedOps 602360986 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 79691237 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 2931 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2423863 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 316603964 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.902569 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.239613 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 92664555 29.27% 29.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 103983968 32.84% 62.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 43054287 13.60% 75.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8920631 2.82% 78.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 25673085 8.11% 86.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 13110941 4.14% 90.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 7578873 2.39% 93.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1154724 0.36% 93.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 20462900 6.46% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 316603964 # Number of insts commited each cycle
system.cpu.commit.committedInsts 570052779 # Number of instructions committed
system.cpu.commit.committedOps 602360986 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 219174061 # Number of memory references committed
system.cpu.commit.loads 148952821 # Number of loads committed
system.cpu.commit.membars 1328 # Number of memory barriers committed
system.cpu.commit.branches 70828828 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 533523547 # Number of committed integer instructions.
system.cpu.commit.function_calls 997573 # Number of function calls committed.
system.cpu.commit.bw_lim_events 20462900 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 978192675 # The number of ROB reads
system.cpu.rob.rob_writes 1375166180 # The number of ROB writes
system.cpu.timesIdled 37006 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 863493 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 570052728 # Number of Instructions Simulated
system.cpu.committedOps 602360935 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 570052728 # Number of Instructions Simulated
system.cpu.cpi 0.576256 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.576256 # CPI: Total CPI of All Threads
system.cpu.ipc 1.735338 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.735338 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3210352058 # number of integer regfile reads
system.cpu.int_regfile_writes 664199500 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 905055598 # number of misc regfile reads
system.cpu.misc_regfile_writes 3110 # number of misc regfile writes
system.cpu.icache.replacements 66 # number of replacements
system.cpu.icache.tagsinuse 704.852693 # Cycle average of tags in use
system.cpu.icache.total_refs 67494169 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 836 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 80734.651914 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 704.852693 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.344166 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.344166 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 67494169 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 67494169 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 67494169 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 67494169 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 67494169 # number of overall hits
system.cpu.icache.overall_hits::total 67494169 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1149 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1149 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1149 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1149 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1149 # number of overall misses
system.cpu.icache.overall_misses::total 1149 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 39292000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 39292000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 39292000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 39292000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 39292000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 39292000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 67495318 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 67495318 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 67495318 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 67495318 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 67495318 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 67495318 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000017 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000017 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000017 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34196.692776 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34196.692776 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34196.692776 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 310 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 310 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 310 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 310 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 310 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 310 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 839 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 839 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 839 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 839 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 839 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 839 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 28616000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 28616000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 28616000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 28616000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 28616000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 28616000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000012 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34107.270560 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34107.270560 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34107.270560 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 440506 # number of replacements
system.cpu.dcache.tagsinuse 4094.673413 # Cycle average of tags in use
system.cpu.dcache.total_refs 199917627 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 444602 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 449.655258 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 87177000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4094.673413 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999676 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999676 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 132064751 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 132064751 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 67849620 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 67849620 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 1690 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 1690 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 1554 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 1554 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 199914371 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 199914371 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 199914371 # number of overall hits
system.cpu.dcache.overall_hits::total 199914371 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 249324 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 249324 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1567911 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1567911 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 16 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 16 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1817235 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1817235 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1817235 # number of overall misses
system.cpu.dcache.overall_misses::total 1817235 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3293272500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3293272500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 27061002013 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 27061002013 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 203000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 203000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 30354274513 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 30354274513 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 30354274513 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 30354274513 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 132314075 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 132314075 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 69417531 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1706 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 1706 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 1554 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 1554 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 201731606 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 201731606 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 201731606 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 201731606 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.001884 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.022587 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.009379 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.009008 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.009008 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 13208.806613 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17259.271740 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12687.500000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16703.549355 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16703.549355 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 9569014 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 2180 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 4389.455963 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 394908 # number of writebacks
system.cpu.dcache.writebacks::total 394908 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 51828 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 51828 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1320801 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1320801 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 16 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 16 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1372629 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1372629 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1372629 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1372629 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 197496 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 197496 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 247110 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 247110 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 444606 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 444606 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 444606 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 444606 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1630743000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1630743000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2541828513 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2541828513 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 4172571513 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4172571513 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 4172571513 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4172571513 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.001493 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.003560 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002204 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8257.093815 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10286.222787 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 9384.874502 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 9384.874502 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 73212 # number of replacements
system.cpu.l2cache.tagsinuse 17814.608666 # Cycle average of tags in use
system.cpu.l2cache.total_refs 421435 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 88732 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 4.749527 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 15925.956754 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 38.298458 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 1850.353454 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.486022 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.001169 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.056468 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.543659 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 36 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 165185 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 165221 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 394908 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 394908 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 2 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 2 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 188795 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 188795 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 36 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 353980 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 354016 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 36 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 353980 # number of overall hits
system.cpu.l2cache.overall_hits::total 354016 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 800 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 32306 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 33106 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 1 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 1 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 58317 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 58317 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 800 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 90623 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 91423 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 800 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 90623 # number of overall misses
system.cpu.l2cache.overall_misses::total 91423 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 27465500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1108067500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 1135533000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2001435500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 2001435500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 27465500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 3109503000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 3136968500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 27465500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 3109503000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 3136968500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 836 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 197491 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 198327 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 394908 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 394908 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 3 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 247112 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 247112 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 836 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 444603 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 445439 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 836 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 444603 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 445439 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.956938 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.163582 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.333333 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.235994 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.956938 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.203829 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.956938 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.203829 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34331.875000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34299.124002 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34319.932438 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34331.875000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34312.514483 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34331.875000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34312.514483 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 2005000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 332 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 6039.156627 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 58158 # number of writebacks
system.cpu.l2cache.writebacks::total 58158 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 9 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 10 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 9 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 9 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 10 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 799 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 32297 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 33096 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 1 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 58317 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 58317 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 799 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 90614 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 91413 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 799 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 90614 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 91413 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 24875000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1003961000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1028836000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 31000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 31000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1821234000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1821234000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 24875000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 2825195000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 2850070000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 24875000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 2825195000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 2850070000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.955742 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.163537 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.333333 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.235994 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.955742 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.203809 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.955742 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.203809 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31132.665832 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31085.271078 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31229.898657 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31132.665832 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31178.349924 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31132.665832 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31178.349924 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|