blob: ef06efc76f84ccc50fc8b922095b991fa8c63c28 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.389228 # Number of seconds simulated
sim_ticks 389227542000 # Number of ticks simulated
final_tick 389227542000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 219415 # Simulator instruction rate (inst/s)
host_op_rate 220107 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 60950012 # Simulator tick rate (ticks/s)
host_mem_usage 227096 # Number of bytes of host memory used
host_seconds 6386.01 # Real time elapsed on the host
sim_insts 1401188945 # Number of instructions simulated
sim_ops 1405604139 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 76992 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1678464 # Number of bytes read from this memory
system.physmem.bytes_read::total 1755456 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 76992 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 76992 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 162112 # Number of bytes written to this memory
system.physmem.bytes_written::total 162112 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 1203 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 26226 # Number of read requests responded to by this memory
system.physmem.num_reads::total 27429 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 2533 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2533 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 197807 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 4312295 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 4510102 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 197807 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 197807 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 416497 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 416497 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 416497 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 197807 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 4312295 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 4926599 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 27430 # Total number of read requests seen
system.physmem.writeReqs 2533 # Total number of write requests seen
system.physmem.cpureqs 29963 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 1755456 # Total number of bytes read from memory
system.physmem.bytesWritten 162112 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 1755456 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 162112 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 1701 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 1724 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 1715 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 1733 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 1803 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 1768 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 1697 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 1668 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 1678 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 1745 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 1695 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 1685 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 1728 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 1754 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 1713 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 1623 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 159 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 159 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 161 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 157 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 166 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 161 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 159 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 155 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 153 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 160 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 155 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 157 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 161 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 160 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 158 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 152 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 389227514000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 27430 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 2533 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 0 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 8259 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 13045 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 5213 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 911 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 97 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 14 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 723930803 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 1405746803 # Sum of mem lat for all requests
system.physmem.totBusLat 109720000 # Total cycles spent in databus access
system.physmem.totBankLat 572096000 # Total cycles spent in bank access
system.physmem.avgQLat 26391.94 # Average queueing delay per request
system.physmem.avgBankLat 20856.58 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 51248.52 # Average memory access latency
system.physmem.avgRdBW 4.51 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 0.42 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 4.51 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 0.42 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.03 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.00 # Average read queue length over time
system.physmem.avgWrQLen 17.21 # Average write queue length over time
system.physmem.readRowHits 18327 # Number of row buffer hits during reads
system.physmem.writeRowHits 1092 # Number of row buffer hits during writes
system.physmem.readRowHitRate 66.81 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 43.11 # Row buffer hit rate for writes
system.physmem.avgGap 12990271.80 # Average gap between requests
system.cpu.workload.num_syscalls 49 # Number of system calls
system.cpu.numCycles 778455085 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 98229199 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 88445613 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 3785118 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 66042302 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 65687206 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1416 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 222 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 165941423 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1649243289 # Number of instructions fetch has processed
system.cpu.fetch.Branches 98229199 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 65688622 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 330524246 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 21752869 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 264030512 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 127 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 3232 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 162872893 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 756309 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 778243541 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.125156 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.146469 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 447719295 57.53% 57.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 74411347 9.56% 67.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 37980792 4.88% 71.97% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 9095898 1.17% 73.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 28164996 3.62% 76.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 18829907 2.42% 79.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 11517848 1.48% 80.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 3875799 0.50% 81.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 146647659 18.84% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 778243541 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.126185 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.118611 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 217164629 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 215069073 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 285415505 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 42850333 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 17744001 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 1642995255 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 17744001 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 241214952 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 36881220 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 52262769 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 303103685 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 127036914 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1631617640 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 159 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 30927214 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 74044181 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 3148431 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 1361239803 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2756565281 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 2722455578 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 34109703 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1244770439 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 116469364 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 2680762 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 2695576 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 273321719 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 438834936 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 180276836 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 255914047 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 82184887 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1517277053 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2635551 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1461048176 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 49743 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 113961410 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 136888972 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 391880 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 778243541 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.877366 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.430181 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 147640445 18.97% 18.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 185782276 23.87% 42.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 210767336 27.08% 69.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 131005887 16.83% 86.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 70732163 9.09% 95.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 20418483 2.62% 98.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 7758324 1.00% 99.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3966460 0.51% 99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 172167 0.02% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 778243541 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 96825 5.83% 5.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 5.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 5.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 95727 5.76% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 11.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1146892 69.00% 80.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 322714 19.42% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 867232738 59.36% 59.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 59.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 59.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 2645576 0.18% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.54% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 419895345 28.74% 88.28% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 171274517 11.72% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1461048176 # Type of FU issued
system.cpu.iq.rate 1.876856 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1662158 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001138 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 3684211603 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1624908064 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1444562282 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 17840191 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 9203552 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 8548837 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1453579294 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 9131040 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 215356561 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 36322093 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 55076 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 245947 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 13428694 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 3648 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 92141 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 17744001 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 3080372 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 245510 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1614123458 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 4140274 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 438834936 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 180276836 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 2549819 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 147701 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 1738 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 245947 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 2356068 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 1563417 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 3919485 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1455490088 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 417172237 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 5558088 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 94210854 # number of nop insts executed
system.cpu.iew.exec_refs 587755640 # number of memory reference insts executed
system.cpu.iew.exec_branches 89119477 # Number of branches executed
system.cpu.iew.exec_stores 170583403 # Number of stores executed
system.cpu.iew.exec_rate 1.869716 # Inst execution rate
system.cpu.iew.wb_sent 1454027442 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1453111119 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1154511485 # num instructions producing a value
system.cpu.iew.wb_consumers 1205709259 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.866660 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.957537 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 124505734 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 2243671 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 3785118 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 760500151 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.958610 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.504084 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 241986025 31.82% 31.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 276568961 36.37% 68.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 42982436 5.65% 73.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 54874417 7.22% 81.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 19672131 2.59% 83.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 13330795 1.75% 85.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 30549094 4.02% 89.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 10561201 1.39% 90.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 69975091 9.20% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 760500151 # Number of insts commited each cycle
system.cpu.commit.committedInsts 1485108088 # Number of instructions committed
system.cpu.commit.committedOps 1489523282 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 569360985 # Number of memory references committed
system.cpu.commit.loads 402512843 # Number of loads committed
system.cpu.commit.membars 51356 # Number of memory barriers committed
system.cpu.commit.branches 86248928 # Number of branches committed
system.cpu.commit.fp_insts 8452036 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1319476376 # Number of committed integer instructions.
system.cpu.commit.function_calls 1206914 # Number of function calls committed.
system.cpu.commit.bw_lim_events 69975091 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 2304489206 # The number of ROB reads
system.cpu.rob.rob_writes 3245826636 # The number of ROB writes
system.cpu.timesIdled 25902 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 211544 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1401188945 # Number of Instructions Simulated
system.cpu.committedOps 1405604139 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 1401188945 # Number of Instructions Simulated
system.cpu.cpi 0.555568 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.555568 # CPI: Total CPI of All Threads
system.cpu.ipc 1.799961 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.799961 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1980833855 # number of integer regfile reads
system.cpu.int_regfile_writes 1276392600 # number of integer regfile writes
system.cpu.fp_regfile_reads 16967472 # number of floating regfile reads
system.cpu.fp_regfile_writes 10493116 # number of floating regfile writes
system.cpu.misc_regfile_reads 593429000 # number of misc regfile reads
system.cpu.misc_regfile_writes 2190883 # number of misc regfile writes
system.cpu.icache.replacements 221 # number of replacements
system.cpu.icache.tagsinuse 1044.865694 # Cycle average of tags in use
system.cpu.icache.total_refs 162870916 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1368 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 119057.687135 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1044.865694 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.510188 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.510188 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 162870916 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 162870916 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 162870916 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 162870916 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 162870916 # number of overall hits
system.cpu.icache.overall_hits::total 162870916 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1977 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1977 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1977 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1977 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1977 # number of overall misses
system.cpu.icache.overall_misses::total 1977 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 82311500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 82311500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 82311500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 82311500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 82311500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 82311500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 162872893 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 162872893 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 162872893 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 162872893 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 162872893 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 162872893 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000012 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000012 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000012 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000012 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000012 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000012 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 41634.547294 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 41634.547294 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 41634.547294 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 41634.547294 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 41634.547294 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 41634.547294 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 76 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 2 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 38 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 608 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 608 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 608 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 608 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 608 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 608 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1369 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1369 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1369 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1369 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1369 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1369 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 60349500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 60349500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 60349500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 60349500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 60349500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 60349500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000008 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000008 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000008 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000008 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 44082.907232 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44082.907232 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 44082.907232 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44082.907232 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 44082.907232 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44082.907232 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 458014 # number of replacements
system.cpu.dcache.tagsinuse 4093.836666 # Cycle average of tags in use
system.cpu.dcache.total_refs 365740775 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 462110 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 791.458257 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 344026000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4093.836666 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999472 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999472 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 200780850 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 200780850 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 164958606 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 164958606 # number of WriteReq hits
system.cpu.dcache.SwapReq_hits::cpu.data 1319 # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total 1319 # number of SwapReq hits
system.cpu.dcache.demand_hits::cpu.data 365739456 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 365739456 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 365739456 # number of overall hits
system.cpu.dcache.overall_hits::total 365739456 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 929575 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 929575 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1888210 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1888210 # number of WriteReq misses
system.cpu.dcache.SwapReq_misses::cpu.data 7 # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total 7 # number of SwapReq misses
system.cpu.dcache.demand_misses::cpu.data 2817785 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2817785 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2817785 # number of overall misses
system.cpu.dcache.overall_misses::total 2817785 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 14994299000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 14994299000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 31871156950 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 31871156950 # number of WriteReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::cpu.data 122000 # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total 122000 # number of SwapReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 46865455950 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 46865455950 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 46865455950 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 46865455950 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 201710425 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 201710425 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 166846816 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 166846816 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::cpu.data 1326 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total 1326 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 368557241 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 368557241 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 368557241 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 368557241 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004608 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.004608 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.011317 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.011317 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.007645 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.007645 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.007645 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.007645 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 16130.273512 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 16130.273512 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16879.031967 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16879.031967 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 17428.571429 # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 17428.571429 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16632.019813 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16632.019813 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16632.019813 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16632.019813 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 577430 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 18 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 35655 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 16.194924 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 18 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 442964 # number of writebacks
system.cpu.dcache.writebacks::total 442964 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 729519 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 729519 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1626163 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1626163 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 2355682 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 2355682 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 2355682 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 2355682 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 200056 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 200056 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 262047 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 262047 # number of WriteReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::cpu.data 7 # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total 7 # number of SwapReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 462103 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 462103 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 462103 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 462103 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2627957000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2627957000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4314187000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4314187000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data 108000 # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total 108000 # number of SwapReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6942144000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6942144000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6942144000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6942144000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000992 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000992 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001571 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001571 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001254 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.001254 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001254 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.001254 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13136.106890 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13136.106890 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16463.409236 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16463.409236 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 15428.571429 # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 15428.571429 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 15022.936445 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 15022.936445 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 15022.936445 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 15022.936445 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2556 # number of replacements
system.cpu.l2cache.tagsinuse 22458.024259 # Cycle average of tags in use
system.cpu.l2cache.total_refs 548899 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 24278 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 22.608905 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 20744.377954 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 1070.274135 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 643.372169 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.633068 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.032662 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.019634 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.685365 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 165 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 195629 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 195794 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 442964 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 442964 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 240255 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 240255 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 165 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 435884 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 436049 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 165 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 435884 # number of overall hits
system.cpu.l2cache.overall_hits::total 436049 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 1204 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 4426 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 5630 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 21800 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 21800 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 1204 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 26226 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 27430 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 1204 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 26226 # number of overall misses
system.cpu.l2cache.overall_misses::total 27430 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 57312000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 469280500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 526592500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1549286000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 1549286000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 57312000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 2018566500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 2075878500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 57312000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 2018566500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 2075878500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1369 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 200055 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 201424 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 442964 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 442964 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 262055 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 262055 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 1369 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 462110 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 463479 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1369 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 462110 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 463479 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.879474 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.022124 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.027951 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.083189 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.083189 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.879474 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.056753 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.059183 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.879474 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.056753 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.059183 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 47601.328904 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 106028.129236 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 93533.303730 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 71068.165138 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71068.165138 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 47601.328904 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 76968.142302 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 75679.128691 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 47601.328904 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 76968.142302 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 75679.128691 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 2533 # number of writebacks
system.cpu.l2cache.writebacks::total 2533 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1204 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4426 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 5630 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21800 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 21800 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1204 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 26226 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 27430 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1204 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 26226 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 27430 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 42159963 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 413894207 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 456054170 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 1275808135 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 1275808135 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 42159963 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1689702342 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 1731862305 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 42159963 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1689702342 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 1731862305 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.879474 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.022124 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.027951 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.083189 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.083189 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.879474 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.056753 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.059183 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.879474 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.056753 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.059183 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 35016.580565 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 93514.280840 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 81004.293073 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 58523.308945 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58523.308945 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 35016.580565 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 64428.519103 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 63137.524790 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 35016.580565 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 64428.519103 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 63137.524790 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|