blob: 3078a0fec4dae744736f09ab561b109a5b974985 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
|
---------- Begin Simulation Statistics ----------
sim_seconds 2.063178 # Number of seconds simulated
sim_ticks 2063177737000 # Number of ticks simulated
final_tick 2063177737000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 1527975 # Simulator instruction rate (inst/s)
host_op_rate 1532517 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 2122729697 # Simulator tick rate (ticks/s)
host_mem_usage 231576 # Number of bytes of host memory used
host_seconds 971.95 # Real time elapsed on the host
sim_insts 1485108088 # Number of instructions simulated
sim_ops 1489523282 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 65728 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1672576 # Number of bytes read from this memory
system.physmem.bytes_read::total 1738304 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 65728 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 65728 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 161472 # Number of bytes written to this memory
system.physmem.bytes_written::total 161472 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 1027 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 26134 # Number of read requests responded to by this memory
system.physmem.num_reads::total 27161 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 2523 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2523 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 31858 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 810680 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 842537 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 31858 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 31858 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 78264 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 78264 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 78264 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 31858 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 810680 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 920801 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 49 # Number of system calls
system.cpu.numCycles 4126355474 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 1485108088 # Number of instructions committed
system.cpu.committedOps 1489523282 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 1319481286 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 8454127 # Number of float alu accesses
system.cpu.num_func_calls 1207835 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 78161762 # number of instructions that are conditional controls
system.cpu.num_int_insts 1319481286 # number of integer instructions
system.cpu.num_fp_insts 8454127 # number of float instructions
system.cpu.num_int_register_reads 2499743560 # number of times the integer registers were read
system.cpu.num_int_register_writes 1234343144 # number of times the integer registers were written
system.cpu.num_fp_register_reads 16769332 # number of times the floating registers were read
system.cpu.num_fp_register_writes 10359244 # number of times the floating registers were written
system.cpu.num_mem_refs 569365766 # number of memory refs
system.cpu.num_load_insts 402515345 # Number of load instructions
system.cpu.num_store_insts 166850421 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_busy_cycles 4126355474 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.icache.replacements 118 # number of replacements
system.cpu.icache.tagsinuse 906.409378 # Cycle average of tags in use
system.cpu.icache.total_refs 1485111892 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1107 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 1341564.491418 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 906.409378 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.442583 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.442583 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 1485111892 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 1485111892 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 1485111892 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 1485111892 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 1485111892 # number of overall hits
system.cpu.icache.overall_hits::total 1485111892 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1107 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1107 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1107 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1107 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1107 # number of overall misses
system.cpu.icache.overall_misses::total 1107 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 58777000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 58777000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 58777000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 58777000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 58777000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 58777000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 1485112999 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 1485112999 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 1485112999 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 1485112999 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 1485112999 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 1485112999 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000001 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000001 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000001 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000001 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000001 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000001 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53095.754291 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53095.754291 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53095.754291 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53095.754291 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53095.754291 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53095.754291 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1107 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1107 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1107 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1107 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1107 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1107 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 55456000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 55456000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 55456000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 55456000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 55456000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 55456000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000001 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000001 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000001 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000001 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50095.754291 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50095.754291 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50095.754291 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50095.754291 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50095.754291 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50095.754291 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 449125 # number of replacements
system.cpu.dcache.tagsinuse 4095.205181 # Cycle average of tags in use
system.cpu.dcache.total_refs 568907764 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 453221 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 1255.254642 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 588931000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4095.205181 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999806 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999806 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 402319357 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 402319357 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 166587088 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 166587088 # number of WriteReq hits
system.cpu.dcache.SwapReq_hits::cpu.data 1319 # number of SwapReq hits
system.cpu.dcache.SwapReq_hits::total 1319 # number of SwapReq hits
system.cpu.dcache.demand_hits::cpu.data 568906445 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 568906445 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 568906445 # number of overall hits
system.cpu.dcache.overall_hits::total 568906445 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 193486 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 193486 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 259728 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 259728 # number of WriteReq misses
system.cpu.dcache.SwapReq_misses::cpu.data 7 # number of SwapReq misses
system.cpu.dcache.SwapReq_misses::total 7 # number of SwapReq misses
system.cpu.dcache.demand_misses::cpu.data 453214 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 453214 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 453214 # number of overall misses
system.cpu.dcache.overall_misses::total 453214 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 2888728000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 2888728000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4554574000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4554574000 # number of WriteReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::cpu.data 140000 # number of SwapReq miss cycles
system.cpu.dcache.SwapReq_miss_latency::total 140000 # number of SwapReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 7443302000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7443302000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 7443302000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7443302000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 402512843 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 402512843 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 166846816 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 166846816 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::cpu.data 1326 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.SwapReq_accesses::total 1326 # number of SwapReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 569359659 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 569359659 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 569359659 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 569359659 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000481 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000481 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001557 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.001557 # miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_miss_rate::cpu.data 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_miss_rate::total 0.005279 # miss rate for SwapReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000796 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000796 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000796 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000796 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14929.907073 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14929.907073 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17535.937596 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17535.937596 # average WriteReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::cpu.data 20000 # average SwapReq miss latency
system.cpu.dcache.SwapReq_avg_miss_latency::total 20000 # average SwapReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16423.371741 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16423.371741 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16423.371741 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16423.371741 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 435341 # number of writebacks
system.cpu.dcache.writebacks::total 435341 # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 193486 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 193486 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 259728 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 259728 # number of WriteReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::cpu.data 7 # number of SwapReq MSHR misses
system.cpu.dcache.SwapReq_mshr_misses::total 7 # number of SwapReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 453214 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 453214 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 453214 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 453214 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2308270000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2308270000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3775390000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3775390000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::cpu.data 119000 # number of SwapReq MSHR miss cycles
system.cpu.dcache.SwapReq_mshr_miss_latency::total 119000 # number of SwapReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6083660000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6083660000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6083660000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6083660000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000481 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000481 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001557 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001557 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::cpu.data 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.SwapReq_mshr_miss_rate::total 0.005279 # mshr miss rate for SwapReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000796 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000796 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000796 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000796 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11929.907073 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11929.907073 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14535.937596 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14535.937596 # average WriteReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::cpu.data 17000 # average SwapReq mshr miss latency
system.cpu.dcache.SwapReq_avg_mshr_miss_latency::total 17000 # average SwapReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13423.371741 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13423.371741 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13423.371741 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13423.371741 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2614 # number of replacements
system.cpu.l2cache.tagsinuse 22185.384813 # Cycle average of tags in use
system.cpu.l2cache.total_refs 527657 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 23998 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 21.987541 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 20828.536507 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 857.441709 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 499.406597 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.635636 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.026167 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.015241 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.677044 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 80 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 189212 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 189292 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 435341 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 435341 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 237875 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 237875 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 80 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 427087 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 427167 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 80 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 427087 # number of overall hits
system.cpu.l2cache.overall_hits::total 427167 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 1027 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 4274 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 5301 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 21860 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 21860 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 1027 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 26134 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 27161 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 1027 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 26134 # number of overall misses
system.cpu.l2cache.overall_misses::total 27161 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 53404000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 222248000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 275652000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1136720000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 1136720000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 53404000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 1358968000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1412372000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 53404000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 1358968000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1412372000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1107 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 193486 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 194593 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 435341 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 435341 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 259735 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 259735 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 1107 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 453221 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 454328 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1107 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 453221 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 454328 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.927733 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.022089 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.027241 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.084163 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.084163 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.927733 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.057663 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.059783 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.927733 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.057663 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.059783 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 52000 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 52000 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 52000 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52000 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52000 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 52000 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 2523 # number of writebacks
system.cpu.l2cache.writebacks::total 2523 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1027 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4274 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 5301 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21860 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 21860 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1027 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 26134 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 27161 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1027 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 26134 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 27161 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 41080000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 170960000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 212040000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 874400000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 874400000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 41080000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1045360000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 1086440000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 41080000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1045360000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 1086440000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.927733 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.022089 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.027241 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.084163 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.084163 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.927733 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.057663 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.059783 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.927733 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.057663 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.059783 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 40000 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40000 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40000 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40000 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|
