blob: 63873cca1e801c044407c9f323d3c73fc1239d8c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.607446 # Number of seconds simulated
sim_ticks 607445544000 # Number of ticks simulated
final_tick 607445544000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 57635 # Simulator instruction rate (inst/s)
host_op_rate 106195 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 39782943 # Simulator tick rate (ticks/s)
host_mem_usage 279268 # Number of bytes of host memory used
host_seconds 15268.99 # Real time elapsed on the host
sim_insts 880025277 # Number of instructions simulated
sim_ops 1621493926 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 57728 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1693184 # Number of bytes read from this memory
system.physmem.bytes_read::total 1750912 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 57728 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 57728 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 162176 # Number of bytes written to this memory
system.physmem.bytes_written::total 162176 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 902 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 26456 # Number of read requests responded to by this memory
system.physmem.num_reads::total 27358 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 2534 # Number of write requests responded to by this memory
system.physmem.num_writes::total 2534 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 95034 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2787384 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 2882418 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 95034 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 95034 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 266980 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 266980 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 266980 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 95034 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 2787384 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 3149398 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 27359 # Total number of read requests seen
system.physmem.writeReqs 2534 # Total number of write requests seen
system.physmem.cpureqs 29893 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 1750912 # Total number of bytes read from memory
system.physmem.bytesWritten 162176 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 1750912 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 162176 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 1747 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 1686 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 1672 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 1753 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 1755 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 1779 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 1776 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 1809 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 1712 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 1664 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 1638 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 1661 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 1667 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 1672 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 1692 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 1676 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 162 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 157 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 155 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 162 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 162 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 162 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 162 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 167 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 159 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 158 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 154 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 153 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 154 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 155 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 156 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 156 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 607445529000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 27359 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 2534 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 0 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 26894 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 345 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 94 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 23 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 111 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 110 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 68456169 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 822256169 # Sum of mem lat for all requests
system.physmem.totBusLat 109436000 # Total cycles spent in databus access
system.physmem.totBankLat 644364000 # Total cycles spent in bank access
system.physmem.avgQLat 2502.14 # Average queueing delay per request
system.physmem.avgBankLat 23552.18 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 30054.32 # Average memory access latency
system.physmem.avgRdBW 2.88 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 0.27 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 2.88 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 0.27 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.02 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.00 # Average read queue length over time
system.physmem.avgWrQLen 6.29 # Average write queue length over time
system.physmem.readRowHits 17697 # Number of row buffer hits during reads
system.physmem.writeRowHits 1084 # Number of row buffer hits during writes
system.physmem.readRowHitRate 64.68 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 42.78 # Row buffer hit rate for writes
system.physmem.avgGap 20320661.33 # Average gap between requests
system.cpu.workload.num_syscalls 48 # Number of system calls
system.cpu.numCycles 1214891089 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 158385701 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 158385701 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 26390414 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 84292336 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 84079165 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 179135724 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1458430747 # Number of instructions fetch has processed
system.cpu.fetch.Branches 158385701 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 84079165 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 399080479 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 88232216 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 574634439 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 52 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 381 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 187842502 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 11743850 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1214538068 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.059666 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.253312 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 822675210 67.74% 67.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 26883309 2.21% 69.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 13192065 1.09% 71.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 20566257 1.69% 72.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 26639433 2.19% 74.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 18282936 1.51% 76.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 31338155 2.58% 79.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 39109954 3.22% 82.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 215850749 17.77% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1214538068 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.130370 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.200462 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 288247470 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 497953946 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 274080522 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 92569137 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 61686993 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2343830219 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 61686993 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 336887109 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 124143934 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 2487 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 304057721 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 387759824 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2248180627 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 354 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 242798221 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 120202889 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2618438730 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 5723603734 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 5723598334 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 5400 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1886895258 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 731543472 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 87 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 87 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 731379517 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 532059001 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 219301341 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 342202544 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 144686488 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1994506429 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 288 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1784080761 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 243450 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 372613756 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 761627172 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 239 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1214538068 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.468938 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.421549 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 360345167 29.67% 29.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 364336445 30.00% 59.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 234287346 19.29% 78.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 141446603 11.65% 90.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 60702765 5.00% 95.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 39742301 3.27% 98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 11032116 0.91% 99.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 2048046 0.17% 99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 597279 0.05% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1214538068 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 437572 15.09% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 15.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 2259609 77.90% 92.99% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 203424 7.01% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 46812462 2.62% 2.62% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1065847679 59.74% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 62.37% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 478866421 26.84% 89.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 192554199 10.79% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1784080761 # Type of FU issued
system.cpu.iq.rate 1.468511 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2900605 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.001626 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 4785843295 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2367295034 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1724820361 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 350 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 1704 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 92 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1740168733 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 171 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 209903028 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 113016880 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 39297 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 180469 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 31115283 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2481 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 68 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 61686993 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1142263 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 110648 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1994506717 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 63004482 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 532059001 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 219301341 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 80 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 54039 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 2855 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 180469 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 2045569 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 24474359 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 26519928 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1766291934 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 474573600 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 17788827 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 666299746 # number of memory reference insts executed
system.cpu.iew.exec_branches 110359604 # Number of branches executed
system.cpu.iew.exec_stores 191726146 # Number of stores executed
system.cpu.iew.exec_rate 1.453869 # Inst execution rate
system.cpu.iew.wb_sent 1725940615 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1724820453 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1267203875 # num instructions producing a value
system.cpu.iew.wb_consumers 1829107615 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.419733 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.692799 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 373014217 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 49 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 26390469 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1152851075 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.406508 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.830012 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 418199685 36.28% 36.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 415017727 36.00% 72.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 87014149 7.55% 79.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 122172880 10.60% 90.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 24164674 2.10% 92.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 25337442 2.20% 94.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 16460362 1.43% 96.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 12052065 1.05% 97.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 32432091 2.81% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1152851075 # Number of insts commited each cycle
system.cpu.commit.committedInsts 880025277 # Number of instructions committed
system.cpu.commit.committedOps 1621493926 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 607228179 # Number of memory references committed
system.cpu.commit.loads 419042121 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 107161574 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1621354437 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 32432091 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 3114927127 # The number of ROB reads
system.cpu.rob.rob_writes 4050738571 # The number of ROB writes
system.cpu.timesIdled 58873 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 353021 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 880025277 # Number of Instructions Simulated
system.cpu.committedOps 1621493926 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 880025277 # Number of Instructions Simulated
system.cpu.cpi 1.380518 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.380518 # CPI: Total CPI of All Threads
system.cpu.ipc 0.724366 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.724366 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3542903494 # number of integer regfile reads
system.cpu.int_regfile_writes 1974699145 # number of integer regfile writes
system.cpu.fp_regfile_reads 92 # number of floating regfile reads
system.cpu.misc_regfile_reads 910807256 # number of misc regfile reads
system.cpu.icache.replacements 17 # number of replacements
system.cpu.icache.tagsinuse 815.551450 # Cycle average of tags in use
system.cpu.icache.total_refs 187841113 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 910 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 206418.805495 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 815.551450 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.398218 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.398218 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 187841119 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 187841119 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 187841119 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 187841119 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 187841119 # number of overall hits
system.cpu.icache.overall_hits::total 187841119 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1383 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1383 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1383 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1383 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1383 # number of overall misses
system.cpu.icache.overall_misses::total 1383 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 64282500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 64282500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 64282500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 64282500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 64282500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 64282500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 187842502 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 187842502 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 187842502 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 187842502 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 187842502 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 187842502 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000007 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000007 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000007 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000007 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000007 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000007 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46480.477223 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46480.477223 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46480.477223 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46480.477223 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46480.477223 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46480.477223 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 203 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 5 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 40.600000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 465 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 465 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 465 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 465 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 465 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 465 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 918 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 918 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 918 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 918 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 918 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 918 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 46138000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 46138000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 46138000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 46138000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 46138000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 46138000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000005 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000005 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000005 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000005 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 50259.259259 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50259.259259 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 50259.259259 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50259.259259 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 50259.259259 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50259.259259 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 446019 # number of replacements
system.cpu.dcache.tagsinuse 4092.902027 # Cycle average of tags in use
system.cpu.dcache.total_refs 452395605 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 450115 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 1005.066716 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 828955000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4092.902027 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999244 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999244 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 264455973 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 264455973 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 187939624 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 187939624 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 452395597 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 452395597 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 452395597 # number of overall hits
system.cpu.dcache.overall_hits::total 452395597 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 211135 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 211135 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 246434 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 246434 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 457569 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 457569 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 457569 # number of overall misses
system.cpu.dcache.overall_misses::total 457569 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 3016076500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 3016076500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4063848999 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4063848999 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 7079925499 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 7079925499 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 7079925499 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 7079925499 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 264667108 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 264667108 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 188186058 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 188186058 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 452853166 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 452853166 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 452853166 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 452853166 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000798 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000798 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.001310 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.001310 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.001010 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.001010 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.001010 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.001010 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 14285.061690 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 14285.061690 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 16490.618174 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 16490.618174 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 15472.913373 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 15472.913373 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 15472.913373 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 15472.913373 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 474 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 48 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.875000 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 428963 # number of writebacks
system.cpu.dcache.writebacks::total 428963 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 7361 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 7361 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 84 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 84 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 7445 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 7445 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 7445 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 7445 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 203774 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 203774 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 246350 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 246350 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 450124 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 450124 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 450124 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 450124 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2523541000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2523541000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3570237499 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3570237499 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6093778499 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6093778499 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6093778499 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6093778499 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000770 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000770 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.001309 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.001309 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000994 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000994 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000994 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000994 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 12384.018570 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12384.018570 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 14492.541096 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 14492.541096 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 13537.999527 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13537.999527 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 13537.999527 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13537.999527 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 2556 # number of replacements
system.cpu.l2cache.tagsinuse 22259.528577 # Cycle average of tags in use
system.cpu.l2cache.total_refs 531228 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 24191 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 21.959737 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 20782.488903 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 799.212801 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 677.826873 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.634231 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.024390 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.020686 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.679307 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 8 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 199209 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 199217 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 428963 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 428963 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 8 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 8 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 224450 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 224450 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 8 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 423659 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 423667 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 8 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 423659 # number of overall hits
system.cpu.l2cache.overall_hits::total 423667 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 902 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 4560 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 5462 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 21897 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 21897 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 902 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 26457 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 27359 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 902 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 26457 # number of overall misses
system.cpu.l2cache.overall_misses::total 27359 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 45120000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 325819500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 370939500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 1079318500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 1079318500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 45120000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 1405138000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1450258000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 45120000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 1405138000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1450258000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 910 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 203769 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 204679 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 428963 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 428963 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 8 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 8 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 246347 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 246347 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 910 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 450116 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 451026 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 910 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 450116 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 451026 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.991209 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.022378 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.026686 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.088887 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.088887 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.991209 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.058778 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.060659 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.991209 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.058778 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.060659 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 50022.172949 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 71451.644737 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 67912.760893 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 49290.701923 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 49290.701923 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 50022.172949 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 53110.254375 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 53008.443291 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 50022.172949 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 53110.254375 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 53008.443291 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 2534 # number of writebacks
system.cpu.l2cache.writebacks::total 2534 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 902 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 4560 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 5462 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 21897 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 21897 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 902 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 26457 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 27359 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 902 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 26457 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 27359 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 33761933 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 267685448 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 301447381 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 796656102 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 796656102 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 33761933 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 1064341550 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 1098103483 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 33761933 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 1064341550 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 1098103483 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.991209 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.022378 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.026686 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.088887 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.088887 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.991209 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.058778 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.060659 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.991209 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.058778 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.060659 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 37430.080931 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 58702.949123 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 55189.926950 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36381.974791 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36381.974791 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 37430.080931 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40229.109498 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40136.828210 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 37430.080931 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40229.109498 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40136.828210 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|