blob: 8b866508bdba6d39810c158d4e11a43162924cb3 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.030872 # Number of seconds simulated
sim_ticks 30872383000 # Number of ticks simulated
final_tick 30872383000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 191980 # Simulator instruction rate (inst/s)
host_op_rate 193358 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 65418525 # Simulator tick rate (ticks/s)
host_mem_usage 356268 # Number of bytes of host memory used
host_seconds 471.92 # Real time elapsed on the host
sim_insts 90599371 # Number of instructions simulated
sim_ops 91249925 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 997760 # Number of bytes read from this memory
system.physmem.bytes_inst_read 44992 # Number of instructions bytes read from this memory
system.physmem.bytes_written 2048 # Number of bytes written to this memory
system.physmem.num_reads 15590 # Number of read requests responded to by this memory
system.physmem.num_writes 32 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 32318853 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 1457354 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 66338 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 32385190 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 442 # Number of system calls
system.cpu.numCycles 61744767 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 27625975 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 21961767 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 1057803 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 12484908 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 12217504 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 63839 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 9989 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 14937013 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 131159638 # Number of instructions fetch has processed
system.cpu.fetch.Branches 27625975 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 12281343 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 25187217 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 5166004 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 17501831 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 2 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 968 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 14529102 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 404990 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 61714285 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.143323 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.095410 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 36568128 59.25% 59.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 3588248 5.81% 65.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 2263683 3.67% 68.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 1635825 2.65% 71.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2193562 3.55% 74.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 3029199 4.91% 79.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1536493 2.49% 82.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1081808 1.75% 84.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 9817339 15.91% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 61714285 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.447422 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.124223 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 17894765 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 15294092 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 23449441 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 997710 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 4078277 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4446063 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 9028 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 129128963 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 42641 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 4078277 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 19986704 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1990048 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 8372890 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 22331092 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 4955274 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 124988307 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 34 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 274534 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 3719943 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 334 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 145477524 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 543658099 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 543650283 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 7816 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 107429503 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 38048021 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 624217 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 628906 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 13326064 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 29929002 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 5552922 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1387770 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 675384 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 118695204 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 614278 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 105786177 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 44246 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 27759340 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 68809466 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 59426 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 61714285 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.714128 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.857544 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 21784376 35.30% 35.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 13573552 21.99% 57.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 8691007 14.08% 71.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 6574195 10.65% 82.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 4926850 7.98% 90.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2861627 4.64% 94.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 2480649 4.02% 98.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 367635 0.60% 99.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 454394 0.74% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 61714285 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 29792 4.51% 4.51% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 27 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 350883 53.15% 57.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 279419 42.33% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 74674896 70.59% 70.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 10966 0.01% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 2 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 250 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 304 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 3 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 70.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 25913310 24.50% 95.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 5186446 4.90% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 105786177 # Type of FU issued
system.cpu.iq.rate 1.713282 # Inst issue rate
system.cpu.iq.fu_busy_cnt 660121 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.006240 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 273989825 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 147067719 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 102775878 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 1181 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 1722 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 504 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 106445710 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 588 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 360974 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 7353122 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 24732 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 910 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 806165 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 206 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 30723 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 4078277 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 189303 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 32978 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 119345782 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 472137 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 29929002 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 5552922 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 610367 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 13002 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 909 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 910 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 660488 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 474136 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1134624 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 104503498 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 25461820 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1282679 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 36300 # number of nop insts executed
system.cpu.iew.exec_refs 30578127 # number of memory reference insts executed
system.cpu.iew.exec_branches 21320345 # Number of branches executed
system.cpu.iew.exec_stores 5116307 # Number of stores executed
system.cpu.iew.exec_rate 1.692508 # Inst execution rate
system.cpu.iew.wb_sent 103143555 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 102776382 # cumulative count of insts written-back
system.cpu.iew.wb_producers 60808791 # num instructions producing a value
system.cpu.iew.wb_consumers 98854571 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.664536 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.615134 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 90611980 # The number of committed instructions
system.cpu.commit.commitCommittedOps 91262534 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 28084875 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 554852 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1060689 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 57636009 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.583429 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.316969 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 25053220 43.47% 43.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 15762866 27.35% 70.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 4731133 8.21% 79.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 3928107 6.82% 85.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1673357 2.90% 88.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 949808 1.65% 90.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 650100 1.13% 91.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 189331 0.33% 91.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 4698087 8.15% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 57636009 # Number of insts commited each cycle
system.cpu.commit.committedInsts 90611980 # Number of instructions committed
system.cpu.commit.committedOps 91262534 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 27322637 # Number of memory references committed
system.cpu.commit.loads 22575880 # Number of loads committed
system.cpu.commit.membars 3888 # Number of memory barriers committed
system.cpu.commit.branches 18722474 # Number of branches committed
system.cpu.commit.fp_insts 48 # Number of committed floating point instructions.
system.cpu.commit.int_insts 72533334 # Number of committed integer instructions.
system.cpu.commit.function_calls 56148 # Number of function calls committed.
system.cpu.commit.bw_lim_events 4698087 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 172279597 # The number of ROB reads
system.cpu.rob.rob_writes 242795229 # The number of ROB writes
system.cpu.timesIdled 1482 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 30482 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 90599371 # Number of Instructions Simulated
system.cpu.committedOps 91249925 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 90599371 # Number of Instructions Simulated
system.cpu.cpi 0.681514 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.681514 # CPI: Total CPI of All Threads
system.cpu.ipc 1.467321 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.467321 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 496888008 # number of integer regfile reads
system.cpu.int_regfile_writes 120864998 # number of integer regfile writes
system.cpu.fp_regfile_reads 242 # number of floating regfile reads
system.cpu.fp_regfile_writes 665 # number of floating regfile writes
system.cpu.misc_regfile_reads 184727514 # number of misc regfile reads
system.cpu.misc_regfile_writes 11610 # number of misc regfile writes
system.cpu.icache.replacements 3 # number of replacements
system.cpu.icache.tagsinuse 619.944154 # Cycle average of tags in use
system.cpu.icache.total_refs 14528145 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 728 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 19956.243132 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 619.944154 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.302707 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.302707 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 14528145 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 14528145 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 14528145 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 14528145 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 14528145 # number of overall hits
system.cpu.icache.overall_hits::total 14528145 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 957 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 957 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 957 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 957 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 957 # number of overall misses
system.cpu.icache.overall_misses::total 957 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 33256500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 33256500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 33256500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 33256500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 33256500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 33256500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 14529102 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 14529102 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 14529102 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 14529102 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 14529102 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 14529102 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000066 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000066 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000066 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 34750.783699 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 34750.783699 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 34750.783699 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 229 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 229 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 229 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 229 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 229 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 229 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 728 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 728 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 728 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 728 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 728 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 728 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 24950500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 24950500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 24950500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 24950500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 24950500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 24950500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000050 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000050 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000050 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 34272.664835 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 34272.664835 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 34272.664835 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 943467 # number of replacements
system.cpu.dcache.tagsinuse 3573.833384 # Cycle average of tags in use
system.cpu.dcache.total_refs 28543530 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 947563 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 30.123095 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 11199321000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3573.833384 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.872518 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.872518 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 23972222 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 23972222 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 4559610 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 4559610 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 5898 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 5898 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 5800 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 5800 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 28531832 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 28531832 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 28531832 # number of overall hits
system.cpu.dcache.overall_hits::total 28531832 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 990009 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 990009 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 175371 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 175371 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 8 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 8 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1165380 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1165380 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1165380 # number of overall misses
system.cpu.dcache.overall_misses::total 1165380 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 5599290000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5599290000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4531637443 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4531637443 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 127000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 127000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 10130927443 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 10130927443 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 10130927443 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 10130927443 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 24962231 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 24962231 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5906 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 5906 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 5800 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 5800 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 29697212 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 29697212 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 29697212 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 29697212 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.039660 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037037 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.001355 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.039242 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.039242 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 5655.797069 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 25840.289689 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 15875 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 8693.239495 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 8693.239495 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 23215506 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 8117 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 2860.109154 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 942867 # number of writebacks
system.cpu.dcache.writebacks::total 942867 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 86758 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 86758 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 131059 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 131059 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 8 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 8 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 217817 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 217817 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 217817 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 217817 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 903251 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 903251 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 44312 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 44312 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 947563 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 947563 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 947563 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 947563 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2324909500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2324909500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1081042568 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1081042568 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 3405952068 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 3405952068 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 3405952068 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 3405952068 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036185 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009358 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031907 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031907 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 2573.935152 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 24396.158332 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3594.433371 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3594.433371 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 755 # number of replacements
system.cpu.l2cache.tagsinuse 9376.851207 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1597250 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 15574 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 102.558752 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 8984.898235 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 195.884523 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 196.068450 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.274197 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.005978 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.005984 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.286159 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 24 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 901676 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 901700 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 942867 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 942867 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 30990 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 30990 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 24 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 932666 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 932690 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 24 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 932666 # number of overall hits
system.cpu.l2cache.overall_hits::total 932690 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 704 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 360 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1064 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 14537 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 14537 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 704 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 14897 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 15601 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 704 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 14897 # number of overall misses
system.cpu.l2cache.overall_misses::total 15601 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 24129500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 12327000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 36456500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 499453000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 499453000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 24129500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 511780000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 535909500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 24129500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 511780000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 535909500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 728 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 902036 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 902764 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 942867 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 942867 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 45527 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 45527 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 728 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 947563 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 948291 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 728 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 947563 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 948291 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.967033 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000399 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.319305 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.967033 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.015721 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.967033 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.015721 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34274.857955 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34241.666667 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34357.363968 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34274.857955 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34354.568034 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34274.857955 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34354.568034 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 32 # number of writebacks
system.cpu.l2cache.writebacks::total 32 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 10 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 11 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 11 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 10 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 11 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 703 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 350 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1053 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14537 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 14537 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 703 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 14887 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 15590 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 703 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 14887 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 15590 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 21846000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 10912500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 32758500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 452369000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 452369000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 21846000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 463281500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 485127500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 21846000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 463281500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 485127500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000388 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.319305 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015711 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965659 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015711 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31075.391181 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31178.571429 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31118.456353 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31075.391181 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31119.869685 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31075.391181 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31119.869685 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|