1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
1104
1105
1106
1107
1108
1109
1110
1111
1112
1113
1114
1115
1116
1117
1118
1119
1120
1121
1122
1123
1124
1125
1126
1127
1128
1129
1130
1131
1132
1133
1134
1135
1136
1137
1138
1139
1140
1141
1142
1143
1144
1145
1146
1147
1148
1149
1150
1151
1152
1153
1154
1155
1156
1157
1158
1159
1160
1161
1162
1163
1164
1165
1166
1167
1168
1169
1170
1171
1172
1173
1174
1175
1176
1177
1178
1179
1180
1181
1182
1183
1184
1185
1186
1187
1188
1189
1190
1191
1192
1193
1194
1195
1196
1197
1198
1199
1200
1201
1202
1203
1204
1205
1206
1207
1208
1209
1210
1211
1212
1213
1214
1215
1216
1217
1218
1219
1220
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.058178 # Number of seconds simulated
sim_ticks 58178156500 # Number of ticks simulated
final_tick 58178156500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 123327 # Simulator instruction rate (inst/s)
host_op_rate 123942 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 79202629 # Simulator tick rate (ticks/s)
host_mem_usage 528964 # Number of bytes of host memory used
host_seconds 734.55 # Real time elapsed on the host
sim_insts 90589799 # Number of instructions simulated
sim_ops 91041030 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 44736 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 55744 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.l2cache.prefetcher 924288 # Number of bytes read from this memory
system.physmem.bytes_read::total 1024768 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 44736 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 44736 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 10048 # Number of bytes written to this memory
system.physmem.bytes_written::total 10048 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 699 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 871 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.l2cache.prefetcher 14442 # Number of read requests responded to by this memory
system.physmem.num_reads::total 16012 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 157 # Number of write requests responded to by this memory
system.physmem.num_writes::total 157 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 768948 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 958160 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.l2cache.prefetcher 15887200 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 17614309 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 768948 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 768948 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 172711 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 172711 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 172711 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 768948 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 958160 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.l2cache.prefetcher 15887200 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 17787019 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 16013 # Number of read requests accepted
system.physmem.writeReqs 157 # Number of write requests accepted
system.physmem.readBursts 16013 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 157 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 1017152 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 7680 # Total number of bytes read from write queue
system.physmem.bytesWritten 8064 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 1024832 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 10048 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 120 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 5 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 56 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 1166 # Per bank write bursts
system.physmem.perBankRdBursts::1 919 # Per bank write bursts
system.physmem.perBankRdBursts::2 952 # Per bank write bursts
system.physmem.perBankRdBursts::3 1030 # Per bank write bursts
system.physmem.perBankRdBursts::4 1062 # Per bank write bursts
system.physmem.perBankRdBursts::5 1117 # Per bank write bursts
system.physmem.perBankRdBursts::6 1098 # Per bank write bursts
system.physmem.perBankRdBursts::7 1090 # Per bank write bursts
system.physmem.perBankRdBursts::8 1024 # Per bank write bursts
system.physmem.perBankRdBursts::9 962 # Per bank write bursts
system.physmem.perBankRdBursts::10 936 # Per bank write bursts
system.physmem.perBankRdBursts::11 899 # Per bank write bursts
system.physmem.perBankRdBursts::12 905 # Per bank write bursts
system.physmem.perBankRdBursts::13 898 # Per bank write bursts
system.physmem.perBankRdBursts::14 901 # Per bank write bursts
system.physmem.perBankRdBursts::15 934 # Per bank write bursts
system.physmem.perBankWrBursts::0 7 # Per bank write bursts
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
system.physmem.perBankWrBursts::2 6 # Per bank write bursts
system.physmem.perBankWrBursts::3 0 # Per bank write bursts
system.physmem.perBankWrBursts::4 8 # Per bank write bursts
system.physmem.perBankWrBursts::5 12 # Per bank write bursts
system.physmem.perBankWrBursts::6 30 # Per bank write bursts
system.physmem.perBankWrBursts::7 2 # Per bank write bursts
system.physmem.perBankWrBursts::8 5 # Per bank write bursts
system.physmem.perBankWrBursts::9 0 # Per bank write bursts
system.physmem.perBankWrBursts::10 11 # Per bank write bursts
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
system.physmem.perBankWrBursts::12 4 # Per bank write bursts
system.physmem.perBankWrBursts::13 16 # Per bank write bursts
system.physmem.perBankWrBursts::14 23 # Per bank write bursts
system.physmem.perBankWrBursts::15 2 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 58178148000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 16013 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 157 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 10974 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 2533 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 456 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 392 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 294 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 292 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 315 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 291 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 292 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 54 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1767 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 579.332201 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 345.781267 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 429.630743 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 460 26.03% 26.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 205 11.60% 37.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 93 5.26% 42.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 63 3.57% 46.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 46 2.60% 49.07% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 57 3.23% 52.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 50 2.83% 55.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 49 2.77% 57.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 744 42.11% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1767 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 7 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 2257.857143 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 93.171857 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 5824.405132 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-511 6 85.71% 85.71% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::15360-15871 1 14.29% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 7 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 7 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 18 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 18.000000 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 7 100.00% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 7 # Writes before turning the bus around for reads
system.physmem.totQLat 173222344 # Total ticks spent queuing
system.physmem.totMemAccLat 471216094 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 79465000 # Total ticks spent in databus transfers
system.physmem.avgQLat 10899.29 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 29649.29 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 17.48 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.14 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 17.62 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.17 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.14 # Data bus utilization in percentage
system.physmem.busUtilRead 0.14 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.08 # Average read queue length when enqueuing
system.physmem.avgWrQLen 19.20 # Average write queue length when enqueuing
system.physmem.readRowHits 14205 # Number of row buffer hits during reads
system.physmem.writeRowHits 38 # Number of row buffer hits during writes
system.physmem.readRowHitRate 89.38 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 25.00 # Row buffer hit rate for writes
system.physmem.avgGap 3597906.49 # Average gap between requests
system.physmem.pageHitRate 88.77 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 7673400 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 4186875 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 65488800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 421200 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 3799451760 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 2652037290 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 32576451750 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 39105711075 # Total energy per rank (pJ)
system.physmem_0.averagePower 672.250549 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 54182179525 # Time in different power states
system.physmem_0.memoryStateTime::REF 1942460000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 2046707975 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 5654880 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 3085500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 58141200 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 395280 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 3799451760 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 2310125355 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 32876366250 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 39053220225 # Total energy per rank (pJ)
system.physmem_1.averagePower 671.348359 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 54689145986 # Time in different power states
system.physmem_1.memoryStateTime::REF 1942460000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 1544922014 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 28257532 # Number of BP lookups
system.cpu.branchPred.condPredicted 23279536 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 837837 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 11842353 # Number of BTB lookups
system.cpu.branchPred.BTBHits 11784700 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 99.513163 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 75800 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 88 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.walker.walks 0 # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks 0 # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.walker.walks 0 # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total 0 # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 442 # Number of system calls
system.cpu.numCycles 116356314 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 748715 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 134987552 # Number of instructions fetch has processed
system.cpu.fetch.Branches 28257532 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 11860500 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 114713884 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 1679087 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 977 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles 833 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 32302381 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 573 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 116303952 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 1.165899 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 1.319044 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 58732386 50.50% 50.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 13942591 11.99% 62.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 9230864 7.94% 70.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 34398111 29.58% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 3 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 116303952 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.242853 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.160122 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 8839872 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 64043721 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 33034735 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 9558318 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 827306 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4101307 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 12341 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 114430502 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 1996250 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 827306 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 15281424 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 49886472 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 109365 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 35424721 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14774664 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 110898746 # Number of instructions processed by rename
system.cpu.rename.SquashedInsts 1414946 # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents 11132654 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1143672 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 1526966 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 487708 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 129956476 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 483272295 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 119473751 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 431 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 107312919 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 22643557 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 4364 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 4359 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 21508806 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 26812600 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 5350060 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 518904 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 253933 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 109691142 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 8248 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 101388881 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1075842 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 18658360 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 41690770 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 30 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 116303952 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 0.871758 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 0.989325 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 54663353 47.00% 47.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 31360946 26.96% 73.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 22009705 18.92% 92.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 7071580 6.08% 98.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 1198055 1.03% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 313 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 5 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 116303952 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 9787032 48.68% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 50 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 13 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 48.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9614737 47.82% 96.50% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 704136 3.50% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 71984931 71.00% 71.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 10711 0.01% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 2 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 54 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 124 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 2 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 71.01% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 24343463 24.01% 95.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 5049594 4.98% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 101388881 # Type of FU issued
system.cpu.iq.rate 0.871366 # Inst issue rate
system.cpu.iq.fu_busy_cnt 20105968 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.198305 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 340263064 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 128358435 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 99626003 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 460 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 626 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 112 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 121494609 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 240 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 289420 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 4336689 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 1514 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 1345 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 605216 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 7563 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 130752 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 827306 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 8114677 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 684104 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 109712059 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 0 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 26812600 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 5350060 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 4360 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 178830 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 342365 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 1345 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 436596 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 412868 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 849464 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 100127809 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 23806782 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1261072 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 12669 # number of nop insts executed
system.cpu.iew.exec_refs 28724706 # number of memory reference insts executed
system.cpu.iew.exec_branches 20624810 # Number of branches executed
system.cpu.iew.exec_stores 4917924 # Number of stores executed
system.cpu.iew.exec_rate 0.860528 # Inst execution rate
system.cpu.iew.wb_sent 99710755 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 99626115 # cumulative count of insts written-back
system.cpu.iew.wb_producers 59703966 # num instructions producing a value
system.cpu.iew.wb_consumers 95545842 # num instructions consuming a value
system.cpu.iew.wb_rate 0.856216 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.624872 # average fanout of values written-back
system.cpu.commit.commitSquashedInsts 17384633 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 8218 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 825600 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 113611791 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 0.801445 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.737925 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 77186972 67.94% 67.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 18613328 16.38% 84.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 7152554 6.30% 90.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 3469014 3.05% 93.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1644498 1.45% 95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 541954 0.48% 95.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 704210 0.62% 96.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 178949 0.16% 96.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 4120312 3.63% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 113611791 # Number of insts commited each cycle
system.cpu.commit.committedInsts 90602408 # Number of instructions committed
system.cpu.commit.committedOps 91053639 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 27220755 # Number of memory references committed
system.cpu.commit.loads 22475911 # Number of loads committed
system.cpu.commit.membars 3888 # Number of memory barriers committed
system.cpu.commit.branches 18732305 # Number of branches committed
system.cpu.commit.fp_insts 48 # Number of committed floating point instructions.
system.cpu.commit.int_insts 72326352 # Number of committed integer instructions.
system.cpu.commit.function_calls 56148 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 63822387 70.09% 70.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 10474 0.01% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 6 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 15 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 2 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 22475911 24.68% 94.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 4744844 5.21% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 91053639 # Class of committed instruction
system.cpu.commit.bw_lim_events 4120312 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 217924017 # The number of ROB reads
system.cpu.rob.rob_writes 219569293 # The number of ROB writes
system.cpu.timesIdled 582 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 52362 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 90589799 # Number of Instructions Simulated
system.cpu.committedOps 91041030 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.284431 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.284431 # CPI: Total CPI of All Threads
system.cpu.ipc 0.778555 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.778555 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 108111974 # number of integer regfile reads
system.cpu.int_regfile_writes 58701043 # number of integer regfile writes
system.cpu.fp_regfile_reads 58 # number of floating regfile reads
system.cpu.fp_regfile_writes 92 # number of floating regfile writes
system.cpu.cc_regfile_reads 369066936 # number of cc regfile reads
system.cpu.cc_regfile_writes 58693781 # number of cc regfile writes
system.cpu.misc_regfile_reads 28415091 # number of misc regfile reads
system.cpu.misc_regfile_writes 7784 # number of misc regfile writes
system.cpu.dcache.tags.replacements 5470182 # number of replacements
system.cpu.dcache.tags.tagsinuse 511.784909 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 18253071 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 5470694 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 3.336518 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 35707500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 511.784909 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999580 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999580 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 512 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 355 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 157 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 61911082 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 61911082 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 13891036 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 13891036 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 4353748 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 4353748 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 522 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 522 # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 3872 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 3872 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 3887 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 3887 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 18244784 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 18244784 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 18245306 # number of overall hits
system.cpu.dcache.overall_hits::total 18245306 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 9585874 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 9585874 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 381233 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 381233 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 7 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 7 # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 15 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 15 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 9967107 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 9967107 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 9967114 # number of overall misses
system.cpu.dcache.overall_misses::total 9967114 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 88735069500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 88735069500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 4002231848 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 4002231848 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 296500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 296500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 92737301348 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 92737301348 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 92737301348 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 92737301348 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 23476910 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 23476910 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 529 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 529 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3887 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 3887 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 3887 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 3887 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 28211891 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 28211891 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 28212420 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 28212420 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.408311 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.408311 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.080514 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.080514 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.013233 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.013233 # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.003859 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.003859 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.353295 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.353295 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.353288 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.353288 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 9256.857486 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 9256.857486 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 10498.125419 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 10498.125419 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 19766.666667 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 19766.666667 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 9304.334884 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 9304.334884 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 9304.328349 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 9304.328349 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 329976 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 109342 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 121408 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 12843 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 2.717910 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 8.513743 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 5470182 # number of writebacks
system.cpu.dcache.writebacks::total 5470182 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 4337666 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 4337666 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 158748 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 158748 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 15 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 15 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 4496414 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 4496414 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 4496414 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 4496414 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 5248208 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 5248208 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 222485 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 222485 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 4 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 4 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 5470693 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 5470693 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 5470697 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 5470697 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 43256008000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 43256008000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 2285824228 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 2285824228 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 214500 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 214500 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 45541832228 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 45541832228 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 45542046728 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 45542046728 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.223548 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.223548 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.046988 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.046988 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.007561 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.007561 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.193914 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.193914 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.193911 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.193911 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 8242.052906 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 8242.052906 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 10274.059950 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 10274.059950 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 53625 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 53625 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 8324.691630 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 8324.691630 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 8324.724752 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 8324.724752 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 452 # number of replacements
system.cpu.icache.tags.tagsinuse 428.759370 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 32301211 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 911 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 35456.872667 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 428.759370 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.837421 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.837421 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 459 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 54 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 52 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 22 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 331 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.896484 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 64605645 # Number of tag accesses
system.cpu.icache.tags.data_accesses 64605645 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 32301211 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 32301211 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 32301211 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 32301211 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 32301211 # number of overall hits
system.cpu.icache.overall_hits::total 32301211 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1156 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1156 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1156 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1156 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1156 # number of overall misses
system.cpu.icache.overall_misses::total 1156 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 61324481 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 61324481 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 61324481 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 61324481 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 61324481 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 61324481 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 32302367 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 32302367 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 32302367 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 32302367 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 32302367 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 32302367 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000036 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000036 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000036 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000036 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000036 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000036 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 53048.858997 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 53048.858997 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 53048.858997 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 53048.858997 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 53048.858997 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 53048.858997 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 18977 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 108 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 225 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 5 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 84.342222 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets 21.600000 # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks::writebacks 452 # number of writebacks
system.cpu.icache.writebacks::total 452 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 244 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 244 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 244 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 244 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 244 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 244 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 912 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 912 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 912 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 912 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 912 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 912 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 50084985 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 50084985 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 50084985 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 50084985 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 50084985 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 50084985 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000028 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000028 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000028 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000028 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000028 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000028 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54917.746711 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54917.746711 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54917.746711 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54917.746711 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54917.746711 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54917.746711 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.prefetcher.num_hwpf_issued 4981768 # number of hwpf issued
system.cpu.l2cache.prefetcher.pfIdentified 5296904 # number of prefetch candidates identified
system.cpu.l2cache.prefetcher.pfBufferHit 273976 # number of redundant prefetches already in prefetch queue
system.cpu.l2cache.prefetcher.pfInCache 0 # number of redundant prefetches already in cache/mshr dropped
system.cpu.l2cache.prefetcher.pfRemovedFull 0 # number of prefetches dropped due to prefetch queue size
system.cpu.l2cache.prefetcher.pfSpanPage 14074864 # number of prefetches not generated due to page crossing
system.cpu.l2cache.tags.replacements 212 # number of replacements
system.cpu.l2cache.tags.tagsinuse 11227.859430 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 5316692 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 14883 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 357.232547 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 11063.435293 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.l2cache.prefetcher 164.424136 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.675259 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.l2cache.prefetcher 0.010036 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.685294 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1022 174 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_blocks::1024 14497 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::0 2 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::1 9 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::2 1 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::3 1 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1022::4 161 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 492 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3710 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 9301 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 103 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 891 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1022 0.010620 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.884827 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 180497662 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 180497662 # Number of data accesses
system.cpu.l2cache.WritebackDirty_hits::writebacks 5453533 # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total 5453533 # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks 14185 # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total 14185 # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 226016 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 226016 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 211 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 211 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 5243612 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 5243612 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 211 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 5469628 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 5469839 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 211 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 5469628 # number of overall hits
system.cpu.l2cache.overall_hits::total 5469839 # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data 3 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 3 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 503 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 503 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 701 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 701 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 563 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 563 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 701 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1066 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1767 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 701 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1066 # number of overall misses
system.cpu.l2cache.overall_misses::total 1767 # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 68000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 68000 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 41269500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 41269500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 47748000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 47748000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 38694000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 38694000 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 47748000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 79963500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 127711500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 47748000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 79963500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 127711500 # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks 5453533 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total 5453533 # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks 14185 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total 14185 # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 3 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 226519 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 226519 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 912 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 912 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 5244175 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 5244175 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 912 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 5470694 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 5471606 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 912 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 5470694 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 5471606 # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.002221 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.002221 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.768640 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.768640 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.000107 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.000107 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.768640 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.000195 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.000323 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.768640 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.000195 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.000323 # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 22666.666667 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 22666.666667 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 82046.719682 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 82046.719682 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 68114.122682 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 68114.122682 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 68728.241563 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 68728.241563 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 68114.122682 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 75012.664165 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 72275.891341 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 68114.122682 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 75012.664165 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 72275.891341 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 157 # number of writebacks
system.cpu.l2cache.writebacks::total 157 # number of writebacks
system.cpu.l2cache.ReadExReq_mshr_hits::cpu.data 161 # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadExReq_mshr_hits::total 161 # number of ReadExReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::cpu.data 32 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.ReadSharedReq_mshr_hits::total 32 # number of ReadSharedReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 193 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 194 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 193 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 194 # number of overall MSHR hits
system.cpu.l2cache.HardPFReq_mshr_misses::cpu.l2cache.prefetcher 316256 # number of HardPFReq MSHR misses
system.cpu.l2cache.HardPFReq_mshr_misses::total 316256 # number of HardPFReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 3 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 342 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 342 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 700 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 700 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 531 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 531 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 700 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 873 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1573 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 700 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 873 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.l2cache.prefetcher 316256 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 317829 # number of overall MSHR misses
system.cpu.l2cache.HardPFReq_mshr_miss_latency::cpu.l2cache.prefetcher 852114791 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_latency::total 852114791 # number of HardPFReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 50000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 50000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 32658500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 32658500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 43494500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 43494500 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 34061500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 34061500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 43494500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 66720000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 110214500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 43494500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 66720000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.l2cache.prefetcher 852114791 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 962329291 # number of overall MSHR miss cycles
system.cpu.l2cache.HardPFReq_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.HardPFReq_mshr_miss_rate::total inf # mshr miss rate for HardPFReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.001510 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.001510 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.767544 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.767544 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.000101 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.000101 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.767544 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.000160 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.000287 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.767544 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.000160 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.l2cache.prefetcher inf # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.058087 # mshr miss rate for overall accesses
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::cpu.l2cache.prefetcher 2694.383003 # average HardPFReq mshr miss latency
system.cpu.l2cache.HardPFReq_avg_mshr_miss_latency::total 2694.383003 # average HardPFReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 16666.666667 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 16666.666667 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 95492.690058 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 95492.690058 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 62135 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 62135 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 64145.951036 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 64145.951036 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62135 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 76426.116838 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 70066.433566 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62135 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 76426.116838 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.l2cache.prefetcher 2694.383003 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 3027.820907 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.snoop_filter.tot_requests 10942243 # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests 5470651 # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests 2916 # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops 303048 # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops 302740 # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops 308 # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.trans_dist::ReadResp 5245086 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty 5453690 # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean 14185 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 1285 # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFReq 318131 # Transaction distribution
system.cpu.toL2Bus.trans_dist::HardPFResp 5 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 3 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 3 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 226519 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 226519 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 912 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 5244175 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 2263 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 16408677 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 16410940 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 86464 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 700030528 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 700116992 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 319578 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 5791182 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 0.052888 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.224048 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 5485204 94.72% 94.72% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 305670 5.28% 99.99% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 308 0.01% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 5791182 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 10941755515 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 18.8 # Layer utilization (%)
system.cpu.toL2Bus.snoopLayer0.occupancy 7525 # Layer occupancy (ticks)
system.cpu.toL2Bus.snoopLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1367997 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 8206046991 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 14.1 # Layer utilization (%)
system.membus.trans_dist::ReadResp 15672 # Transaction distribution
system.membus.trans_dist::WritebackDirty 157 # Transaction distribution
system.membus.trans_dist::CleanEvict 51 # Transaction distribution
system.membus.trans_dist::UpgradeReq 5 # Transaction distribution
system.membus.trans_dist::UpgradeResp 5 # Transaction distribution
system.membus.trans_dist::ReadExReq 340 # Transaction distribution
system.membus.trans_dist::ReadExResp 340 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 15673 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 32243 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 32243 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 1034816 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 1034816 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 16226 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 16226 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 16226 # Request fanout histogram
system.membus.reqLayer0.occupancy 26763807 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 83802056 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
---------- End Simulation Statistics ----------
|