blob: dd39737d4f3f925dcccd2d79ec8db6bbbf9e6d43 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.026367 # Number of seconds simulated
sim_ticks 26367385000 # Number of ticks simulated
final_tick 26367385000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 125019 # Simulator instruction rate (inst/s)
host_op_rate 125641 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 36388385 # Simulator tick rate (ticks/s)
host_mem_usage 387112 # Number of bytes of host memory used
host_seconds 724.61 # Real time elapsed on the host
sim_insts 90589798 # Number of instructions simulated
sim_ops 91041029 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 44608 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 947840 # Number of bytes read from this memory
system.physmem.bytes_read::total 992448 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 44608 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 44608 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 697 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 14810 # Number of read requests responded to by this memory
system.physmem.num_reads::total 15507 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 1691787 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 35947440 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 37639227 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1691787 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1691787 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1691787 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 35947440 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 37639227 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 15507 # Number of read requests accepted
system.physmem.writeReqs 0 # Number of write requests accepted
system.physmem.readBursts 15507 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 992448 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 992448 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 3 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 989 # Per bank write bursts
system.physmem.perBankRdBursts::1 884 # Per bank write bursts
system.physmem.perBankRdBursts::2 939 # Per bank write bursts
system.physmem.perBankRdBursts::3 1031 # Per bank write bursts
system.physmem.perBankRdBursts::4 1047 # Per bank write bursts
system.physmem.perBankRdBursts::5 1105 # Per bank write bursts
system.physmem.perBankRdBursts::6 1078 # Per bank write bursts
system.physmem.perBankRdBursts::7 1078 # Per bank write bursts
system.physmem.perBankRdBursts::8 1024 # Per bank write bursts
system.physmem.perBankRdBursts::9 961 # Per bank write bursts
system.physmem.perBankRdBursts::10 931 # Per bank write bursts
system.physmem.perBankRdBursts::11 899 # Per bank write bursts
system.physmem.perBankRdBursts::12 906 # Per bank write bursts
system.physmem.perBankRdBursts::13 864 # Per bank write bursts
system.physmem.perBankRdBursts::14 875 # Per bank write bursts
system.physmem.perBankRdBursts::15 896 # Per bank write bursts
system.physmem.perBankWrBursts::0 0 # Per bank write bursts
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
system.physmem.perBankWrBursts::2 0 # Per bank write bursts
system.physmem.perBankWrBursts::3 0 # Per bank write bursts
system.physmem.perBankWrBursts::4 0 # Per bank write bursts
system.physmem.perBankWrBursts::5 0 # Per bank write bursts
system.physmem.perBankWrBursts::6 0 # Per bank write bursts
system.physmem.perBankWrBursts::7 0 # Per bank write bursts
system.physmem.perBankWrBursts::8 0 # Per bank write bursts
system.physmem.perBankWrBursts::9 0 # Per bank write bursts
system.physmem.perBankWrBursts::10 0 # Per bank write bursts
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
system.physmem.perBankWrBursts::12 0 # Per bank write bursts
system.physmem.perBankWrBursts::13 0 # Per bank write bursts
system.physmem.perBankWrBursts::14 0 # Per bank write bursts
system.physmem.perBankWrBursts::15 0 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 26367229500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 15507 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 0 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 9831 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 5064 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 594 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 12 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1349 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 734.553002 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 545.014262 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 382.702300 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 137 10.16% 10.16% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 142 10.53% 20.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 57 4.23% 24.91% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 62 4.60% 29.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 68 5.04% 34.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 37 2.74% 37.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 30 2.22% 39.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 28 2.08% 41.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 788 58.41% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1349 # Bytes accessed per row activation
system.physmem.totQLat 76352250 # Total ticks spent queuing
system.physmem.totMemAccLat 367108500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 77535000 # Total ticks spent in databus transfers
system.physmem.avgQLat 4923.73 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 23673.73 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 37.64 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 37.64 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.29 # Data bus utilization in percentage
system.physmem.busUtilRead 0.29 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.17 # Average read queue length when enqueuing
system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
system.physmem.readRowHits 14147 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
system.physmem.readRowHitRate 91.23 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 1700343.68 # Average gap between requests
system.physmem.pageHitRate 91.23 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 23819655750 # Time in different power states
system.physmem.memoryStateTime::REF 880360000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 1664500500 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.membus.throughput 37639227 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 969 # Transaction distribution
system.membus.trans_dist::ReadResp 969 # Transaction distribution
system.membus.trans_dist::UpgradeReq 3 # Transaction distribution
system.membus.trans_dist::UpgradeResp 3 # Transaction distribution
system.membus.trans_dist::ReadExReq 14538 # Transaction distribution
system.membus.trans_dist::ReadExResp 14538 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 31020 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 31020 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 992448 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 992448 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 992448 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 18431500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.1 # Layer utilization (%)
system.membus.respLayer1.occupancy 144905497 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.5 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 29708806 # Number of BP lookups
system.cpu.branchPred.condPredicted 24486950 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 848073 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 12459505 # Number of BTB lookups
system.cpu.branchPred.BTBHits 12380967 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 99.369654 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 77225 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 105 # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 442 # Number of system calls
system.cpu.numCycles 52734771 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 15504828 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 141696019 # Number of instructions fetch has processed
system.cpu.fetch.Branches 29708806 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 12458192 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 36323119 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 1712998 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 10 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 5 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 52 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 15157439 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 317484 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 52684513 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.702798 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.249702 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 25447326 48.30% 48.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 3927834 7.46% 55.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 2643597 5.02% 60.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 1975703 3.75% 64.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 2124397 4.03% 68.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 2942984 5.59% 74.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 1825722 3.47% 77.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1288988 2.45% 80.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 10507962 19.95% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 52684513 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.563363 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.686956 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 11541183 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 18148303 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 18363246 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 3783966 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 847815 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 4787740 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 8797 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 133953704 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 39951 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 847815 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 13130783 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 7261973 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 198650 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 20259912 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 10985380 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 130534992 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 3194 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 4661957 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 5208173 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 864876 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 151632066 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 568616751 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 140291234 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 824 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 107312919 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 44319147 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 4700 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 4700 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 18678634 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 31297749 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 5707560 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 2464961 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 1558957 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 125335435 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 8504 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 107771373 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 19311 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 34045700 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 86545264 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 286 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 52684513 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.045599 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.948200 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 15278150 29.00% 29.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 10252049 19.46% 48.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 8069131 15.32% 63.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 6193349 11.76% 75.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 6619102 12.56% 88.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 3132844 5.95% 94.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1926333 3.66% 97.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 606051 1.15% 98.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 607504 1.15% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 52684513 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 313366 33.84% 33.84% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 27 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 33.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 287772 31.08% 64.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 324774 35.08% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 76600270 71.08% 71.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 10764 0.01% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 1 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 144 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 193 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 20 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 71.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 25964378 24.09% 95.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 5195603 4.82% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 107771373 # Type of FU issued
system.cpu.iq.rate 2.043649 # Inst issue rate
system.cpu.iq.fu_busy_cnt 925939 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.008592 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 269171739 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 159396970 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 104914190 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 770 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 1077 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 346 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 108696926 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 386 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 461125 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 8821838 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 5647 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 8949 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 962716 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 15326 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 231326 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 847815 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 5127616 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 500104 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 125356607 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 320162 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 31297749 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 5707560 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 4616 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 66442 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 385113 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 8949 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 454051 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 452935 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 906986 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 106740965 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 25734173 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1030408 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 12668 # number of nop insts executed
system.cpu.iew.exec_refs 30844738 # number of memory reference insts executed
system.cpu.iew.exec_branches 21924000 # Number of branches executed
system.cpu.iew.exec_stores 5110565 # Number of stores executed
system.cpu.iew.exec_rate 2.024110 # Inst execution rate
system.cpu.iew.wb_sent 105227967 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 104914536 # cumulative count of insts written-back
system.cpu.iew.wb_producers 63175597 # num instructions producing a value
system.cpu.iew.wb_consumers 106448562 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.989476 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.593485 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 34317785 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 8218 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 839389 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 47813008 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.904370 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.590937 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 19048029 39.84% 39.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 12579538 26.31% 66.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 4065916 8.50% 74.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 3224325 6.74% 81.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1531590 3.20% 84.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 701376 1.47% 86.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 1004304 2.10% 88.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 253211 0.53% 88.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5404719 11.30% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 47813008 # Number of insts commited each cycle
system.cpu.commit.committedInsts 90602407 # Number of instructions committed
system.cpu.commit.committedOps 91053638 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 27220755 # Number of memory references committed
system.cpu.commit.loads 22475911 # Number of loads committed
system.cpu.commit.membars 3888 # Number of memory barriers committed
system.cpu.commit.branches 18732304 # Number of branches committed
system.cpu.commit.fp_insts 48 # Number of committed floating point instructions.
system.cpu.commit.int_insts 72326352 # Number of committed integer instructions.
system.cpu.commit.function_calls 56148 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 63822386 70.09% 70.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 10474 0.01% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 6 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 15 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 2 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 70.10% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 22475911 24.68% 94.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 4744844 5.21% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 91053638 # Class of committed instruction
system.cpu.commit.bw_lim_events 5404719 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 167773978 # The number of ROB reads
system.cpu.rob.rob_writes 255639290 # The number of ROB writes
system.cpu.timesIdled 522 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 50258 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 90589798 # Number of Instructions Simulated
system.cpu.committedOps 91041029 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.582127 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.582127 # CPI: Total CPI of All Threads
system.cpu.ipc 1.717838 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.717838 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 115515398 # number of integer regfile reads
system.cpu.int_regfile_writes 62074294 # number of integer regfile writes
system.cpu.fp_regfile_reads 287 # number of floating regfile reads
system.cpu.fp_regfile_writes 460 # number of floating regfile writes
system.cpu.cc_regfile_reads 391234324 # number of cc regfile reads
system.cpu.cc_regfile_writes 61185455 # number of cc regfile writes
system.cpu.misc_regfile_reads 29410043 # number of misc regfile reads
system.cpu.misc_regfile_writes 7784 # number of misc regfile writes
system.cpu.toL2Bus.throughput 4590653188 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 911002 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 911001 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 942911 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 5 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 5 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 37393 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 37393 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 1448 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 2838257 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 2839705 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 46144 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 120997056 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 121043200 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 121043200 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 320 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 1888566500 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 7.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 1205249 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 1424155994 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 5.4 # Layer utilization (%)
system.cpu.icache.tags.replacements 2 # number of replacements
system.cpu.icache.tags.tagsinuse 624.324849 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 15156433 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 721 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 21021.404993 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 624.324849 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.304846 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.304846 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 719 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 36 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 11 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 6 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 666 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.351074 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 30315604 # Number of tag accesses
system.cpu.icache.tags.data_accesses 30315604 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 15156433 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 15156433 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 15156433 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 15156433 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 15156433 # number of overall hits
system.cpu.icache.overall_hits::total 15156433 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1006 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1006 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1006 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1006 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1006 # number of overall misses
system.cpu.icache.overall_misses::total 1006 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 68127998 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 68127998 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 68127998 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 68127998 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 68127998 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 68127998 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 15157439 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 15157439 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 15157439 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 15157439 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 15157439 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 15157439 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000066 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000066 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000066 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000066 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000066 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000066 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 67721.667992 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 67721.667992 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 67721.667992 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 67721.667992 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 67721.667992 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 67721.667992 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 475 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 11 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 43.181818 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 279 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 279 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 279 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 279 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 279 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 279 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 727 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 727 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 727 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 727 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 727 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 727 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 50452500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 50452500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 50452500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 50452500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 50452500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 50452500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000048 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000048 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000048 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000048 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000048 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000048 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 69398.211829 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69398.211829 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 69398.211829 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69398.211829 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 69398.211829 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69398.211829 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 0 # number of replacements
system.cpu.l2cache.tags.tagsinuse 10760.665120 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 1837803 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 15490 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 118.644480 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 9918.109380 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 609.591474 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 232.964266 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.302677 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.018603 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.007110 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.328389 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 15490 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 42 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 31 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 502 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 1303 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 13612 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.472717 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 15183333 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 15183333 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 24 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 909994 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 910018 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 942911 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 942911 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 2 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 2 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 22855 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 22855 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 24 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 932849 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 932873 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 24 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 932849 # number of overall hits
system.cpu.l2cache.overall_hits::total 932873 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 698 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 281 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 979 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 3 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 3 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 14538 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 14538 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 698 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 14819 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 15517 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 698 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 14819 # number of overall misses
system.cpu.l2cache.overall_misses::total 15517 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 49485750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 20358500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 69844250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 967191000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 967191000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 49485750 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 987549500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1037035250 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 49485750 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 987549500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1037035250 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 722 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 910275 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 910997 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 942911 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 942911 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 5 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 5 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 37393 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 37393 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 722 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 947668 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 948390 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 722 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 947668 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 948390 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.966759 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000309 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.001075 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.600000 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.600000 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.388789 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.388789 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.966759 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.015637 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.016361 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.966759 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.015637 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.016361 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 70896.489971 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72450.177936 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 71342.441267 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 66528.477095 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 66528.477095 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 70896.489971 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 66640.765234 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 66832.200168 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 70896.489971 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 66640.765234 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 66832.200168 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 1 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 9 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 10 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 9 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 9 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 10 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 697 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 272 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 969 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 3 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 3 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 14538 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 14538 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 697 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 14810 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 15507 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 697 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 14810 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 15507 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 40695500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 16451000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 57146500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 30003 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 30003 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 785057000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 785057000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 40695500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 801508000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 842203500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 40695500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 801508000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 842203500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.965374 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000299 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.001064 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.600000 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.600000 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.388789 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.388789 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.965374 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.015628 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.016351 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.965374 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.015628 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.016351 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 58386.657102 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60481.617647 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 58974.716202 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 54000.343926 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 54000.343926 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 58386.657102 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 54119.378798 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 54311.182047 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 58386.657102 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 54119.378798 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 54311.182047 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 943572 # number of replacements
system.cpu.dcache.tags.tagsinuse 3673.474741 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 28380480 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 947668 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 29.947703 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 7812548250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 3673.474741 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.896844 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.896844 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 478 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 3177 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 441 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 60432712 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 60432712 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 23814120 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 23814120 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 4557910 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 4557910 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 634 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 634 # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 3911 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 3911 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 3887 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 3887 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 28372030 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 28372030 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 28372664 # number of overall hits
system.cpu.dcache.overall_hits::total 28372664 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1184948 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1184948 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 177071 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 177071 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 33 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 33 # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 8 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 8 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1362019 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1362019 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1362052 # number of overall misses
system.cpu.dcache.overall_misses::total 1362052 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 14093002232 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 14093002232 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 8425812922 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 8425812922 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 265500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 265500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 22518815154 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 22518815154 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 22518815154 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 22518815154 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 24999068 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 24999068 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 4734981 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 4734981 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 667 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 667 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 3919 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 3919 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 3887 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 3887 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 29734049 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 29734049 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 29734716 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 29734716 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.047400 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.047400 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.037396 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.037396 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.049475 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.049475 # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.002041 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.002041 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.045807 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.045807 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.045807 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.045807 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 11893.350790 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11893.350790 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 47584.375318 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 47584.375318 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 33187.500000 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 33187.500000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16533.407503 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16533.407503 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16533.006929 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16533.006929 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 231027 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 25 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 44986 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 5.135531 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 25 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 942911 # number of writebacks
system.cpu.dcache.writebacks::total 942911 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 274687 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 274687 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 139679 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 139679 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 8 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 8 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 414366 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 414366 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 414366 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 414366 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 910261 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 910261 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 37392 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 37392 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 20 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 20 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 947653 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 947653 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 947673 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 947673 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 10074295509 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 10074295509 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1254962842 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1254962842 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 1219250 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 1219250 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 11329258351 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 11329258351 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 11330477601 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 11330477601 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.036412 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.036412 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.007897 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.007897 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.029985 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.029985 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.031871 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.031871 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.031871 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.031871 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11067.480106 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11067.480106 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 33562.335312 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33562.335312 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 60962.500000 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 60962.500000 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11955.070422 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11955.070422 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11956.104691 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11956.104691 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|