blob: 927f8d15ad0399f62c2fffcf773666b681f78750 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.064346 # Number of seconds simulated
sim_ticks 64346039000 # Number of ticks simulated
final_tick 64346039000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 77016 # Simulator instruction rate (inst/s)
host_op_rate 135613 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 31367260 # Simulator tick rate (ticks/s)
host_mem_usage 410996 # Number of bytes of host memory used
host_seconds 2051.38 # Real time elapsed on the host
sim_insts 157988547 # Number of instructions simulated
sim_ops 278192462 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 68352 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1893376 # Number of bytes read from this memory
system.physmem.bytes_read::total 1961728 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 68352 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 68352 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 20416 # Number of bytes written to this memory
system.physmem.bytes_written::total 20416 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 1068 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 29584 # Number of read requests responded to by this memory
system.physmem.num_reads::total 30652 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 319 # Number of write requests responded to by this memory
system.physmem.num_writes::total 319 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 1062257 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 29424904 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 30487160 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1062257 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1062257 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 317284 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 317284 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 317284 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1062257 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 29424904 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 30804445 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 444 # Number of system calls
system.cpu.numCycles 128692079 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 35576702 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 35576702 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 1085312 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 25399500 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 25270525 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 27884150 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 193525000 # Number of instructions fetch has processed
system.cpu.fetch.Branches 35576702 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 25270525 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 58636506 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 7358089 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 35916291 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 36 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 217 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 27160167 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 295674 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 128658357 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.644591 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.372169 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 72765830 56.56% 56.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 2056683 1.60% 58.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 3006413 2.34% 60.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 4027268 3.13% 63.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 8003806 6.22% 69.84% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 5026752 3.91% 73.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 2893556 2.25% 76.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1437345 1.12% 77.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 29440704 22.88% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 128658357 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.276448 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.503783 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 39452105 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 27727798 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 46961382 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 8295915 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 6221157 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 336436945 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 6221157 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 44164076 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 5970160 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 9070 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 50268632 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 22025262 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 331751360 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 262 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 6842 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 20121054 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 216 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 334012838 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 880453680 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 880451759 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1921 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 279212744 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 54800094 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 485 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 480 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 50437110 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 104594760 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 36334761 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 41480583 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 6245732 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 323452648 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 1758 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 307818254 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 198387 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 45033296 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 65280307 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1312 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 128658357 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.392524 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.788521 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 25721748 19.99% 19.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 18649480 14.50% 34.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 23014823 17.89% 52.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 27362657 21.27% 73.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 17010472 13.22% 86.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 9600725 7.46% 94.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 6243189 4.85% 99.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 895594 0.70% 99.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 159669 0.12% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 128658357 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 35279 1.70% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1868126 90.18% 91.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 168108 8.12% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 29245 0.01% 0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 174946374 56.83% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 38 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.84% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 99043059 32.18% 89.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 33799538 10.98% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 307818254 # Type of FU issued
system.cpu.iq.rate 2.391897 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2071513 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.006730 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 746564211 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 368519272 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 304587112 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 554 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 943 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 186 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 309860246 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 276 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 52574701 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 13815376 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 44181 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 33341 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 4895010 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 3290 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 36659 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 6221157 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 782061 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 89817 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 323454406 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 362446 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 104594760 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 36334761 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 480 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 611 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 22270 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 33341 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 595275 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 582931 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1178206 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 305708901 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 98426933 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 2109353 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 131805652 # number of memory reference insts executed
system.cpu.iew.exec_branches 31122940 # Number of branches executed
system.cpu.iew.exec_stores 33378719 # Number of stores executed
system.cpu.iew.exec_rate 2.375507 # Inst execution rate
system.cpu.iew.wb_sent 305078305 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 304587298 # cumulative count of insts written-back
system.cpu.iew.wb_producers 225979119 # num instructions producing a value
system.cpu.iew.wb_consumers 311384301 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.366791 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.725724 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 157988547 # The number of committed instructions
system.cpu.commit.commitCommittedOps 278192462 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 45269554 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 446 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1085338 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 122437200 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.272124 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.827291 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 46942462 38.34% 38.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 21185475 17.30% 55.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 15973782 13.05% 68.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 12948459 10.58% 79.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1961875 1.60% 80.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1887285 1.54% 82.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 1388960 1.13% 83.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 594855 0.49% 84.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 19554047 15.97% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 122437200 # Number of insts commited each cycle
system.cpu.commit.committedInsts 157988547 # Number of instructions committed
system.cpu.commit.committedOps 278192462 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 122219135 # Number of memory references committed
system.cpu.commit.loads 90779384 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 29309705 # Number of branches committed
system.cpu.commit.fp_insts 40 # Number of committed floating point instructions.
system.cpu.commit.int_insts 278186170 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 19554047 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 426345169 # The number of ROB reads
system.cpu.rob.rob_writes 653150724 # The number of ROB writes
system.cpu.timesIdled 2141 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 33722 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 157988547 # Number of Instructions Simulated
system.cpu.committedOps 278192462 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 157988547 # Number of Instructions Simulated
system.cpu.cpi 0.814566 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.814566 # CPI: Total CPI of All Threads
system.cpu.ipc 1.227648 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.227648 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 598601369 # number of integer regfile reads
system.cpu.int_regfile_writes 305356910 # number of integer regfile writes
system.cpu.fp_regfile_reads 165 # number of floating regfile reads
system.cpu.fp_regfile_writes 88 # number of floating regfile writes
system.cpu.misc_regfile_reads 195572528 # number of misc regfile reads
system.cpu.icache.replacements 92 # number of replacements
system.cpu.icache.tagsinuse 843.498154 # Cycle average of tags in use
system.cpu.icache.total_refs 27158781 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1076 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 25240.502788 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 843.498154 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.411864 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.411864 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 27158782 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 27158782 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 27158782 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 27158782 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 27158782 # number of overall hits
system.cpu.icache.overall_hits::total 27158782 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1385 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1385 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1385 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1385 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1385 # number of overall misses
system.cpu.icache.overall_misses::total 1385 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 51448500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 51448500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 51448500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 51448500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 51448500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 51448500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 27160167 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 27160167 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 27160167 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 27160167 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 27160167 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 27160167 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000051 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000051 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000051 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000051 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000051 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000051 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 37146.931408 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 37146.931408 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 37146.931408 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 37146.931408 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 37146.931408 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 37146.931408 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 307 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 307 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 307 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 307 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 307 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 307 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1078 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1078 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1078 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1078 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1078 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1078 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 39433000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 39433000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 39433000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 39433000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 39433000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 39433000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000040 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000040 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000040 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36579.777365 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36579.777365 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36579.777365 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36579.777365 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36579.777365 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36579.777365 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2072148 # number of replacements
system.cpu.dcache.tagsinuse 4072.029897 # Cycle average of tags in use
system.cpu.dcache.total_refs 74824983 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 2076244 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 36.038627 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 21783897000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4072.029897 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.994148 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.994148 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 43467724 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 43467724 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 31357249 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 31357249 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 74824973 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 74824973 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 74824973 # number of overall hits
system.cpu.dcache.overall_hits::total 74824973 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2321557 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2321557 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 82502 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 82502 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2404059 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2404059 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2404059 # number of overall misses
system.cpu.dcache.overall_misses::total 2404059 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 19393584000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 19393584000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1571938000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1571938000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 20965522000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 20965522000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 20965522000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 20965522000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 45789281 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 45789281 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 31439751 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 31439751 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 77229032 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 77229032 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 77229032 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 77229032 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.050701 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.050701 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002624 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.002624 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.031129 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.031129 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.031129 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.031129 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 8353.697109 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 8353.697109 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19053.332040 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19053.332040 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 8720.884970 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 8720.884970 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 8720.884970 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 8720.884970 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 2064775 # number of writebacks
system.cpu.dcache.writebacks::total 2064775 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 327358 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 327358 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 453 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 453 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 327811 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 327811 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 327811 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 327811 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1994199 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1994199 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82049 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 82049 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2076248 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2076248 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2076248 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2076248 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 8452133500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 8452133500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1314555500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1314555500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9766689000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 9766689000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9766689000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9766689000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.043552 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.043552 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002610 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002610 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026884 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.026884 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026884 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.026884 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 4238.360114 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 4238.360114 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16021.590757 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16021.590757 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 4704.008866 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 4704.008866 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 4704.008866 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 4704.008866 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1466 # number of replacements
system.cpu.l2cache.tagsinuse 19909.538266 # Cycle average of tags in use
system.cpu.l2cache.total_refs 4027133 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 30632 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 131.468171 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 19409.012511 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 268.281429 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 232.244325 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.592316 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.008187 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.007088 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.607591 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 8 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1993503 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1993511 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 2064775 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 2064775 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 53159 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 53159 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 8 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 2046662 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2046670 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 8 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 2046662 # number of overall hits
system.cpu.l2cache.overall_hits::total 2046670 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 1068 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 588 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1656 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 1 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 1 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 28996 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 28996 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 1068 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 29584 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 30652 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 1068 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 29584 # number of overall misses
system.cpu.l2cache.overall_misses::total 30652 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 37875000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 20966500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 58841500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 988882500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 988882500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 37875000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 1009849000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1047724000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 37875000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 1009849000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1047724000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1076 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1994091 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1995167 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 2064775 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 2064775 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 2 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 82155 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 82155 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 1076 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 2076246 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2077322 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1076 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 2076246 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2077322 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.992565 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000295 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.000830 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.500000 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.500000 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.352943 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.352943 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.992565 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.014249 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.014756 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.992565 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.014249 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.014756 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35463.483146 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 35657.312925 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 35532.306763 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34104.100566 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34104.100566 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35463.483146 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34134.971606 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34181.260603 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35463.483146 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34134.971606 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34181.260603 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 319 # number of writebacks
system.cpu.l2cache.writebacks::total 319 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1068 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 588 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1656 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 1 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 1 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 28996 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 28996 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1068 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 29584 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 30652 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1068 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 29584 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 30652 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 34493000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 19113000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 53606000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 31000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 31000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 899198000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 899198000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 34493000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 918311000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 952804000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 34493000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 918311000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 952804000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.992565 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000295 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.000830 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.500000 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.500000 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.352943 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.352943 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.992565 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014249 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.014756 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.992565 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014249 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.014756 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32296.816479 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 32505.102041 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32370.772947 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31011.104980 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31011.104980 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32296.816479 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31040.799081 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31084.562182 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32296.816479 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31040.799081 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31084.562182 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|