blob: 4e7a26f1217e88832e1bf6a2ae7c21797a6e2160 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.068340 # Number of seconds simulated
sim_ticks 68340167000 # Number of ticks simulated
final_tick 68340167000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 107513 # Simulator instruction rate (inst/s)
host_op_rate 189313 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 46506224 # Simulator tick rate (ticks/s)
host_mem_usage 365660 # Number of bytes of host memory used
host_seconds 1469.48 # Real time elapsed on the host
sim_insts 157988582 # Number of instructions simulated
sim_ops 278192519 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 68608 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 1893120 # Number of bytes read from this memory
system.physmem.bytes_read::total 1961728 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 68608 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 68608 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 20288 # Number of bytes written to this memory
system.physmem.bytes_written::total 20288 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 1072 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 29580 # Number of read requests responded to by this memory
system.physmem.num_reads::total 30652 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 317 # Number of write requests responded to by this memory
system.physmem.num_writes::total 317 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 1003919 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 27701425 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 28705344 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1003919 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1003919 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 296868 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 296868 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 296868 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1003919 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 27701425 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 29002212 # Total bandwidth to/from this memory (bytes/s)
system.cpu.workload.num_syscalls 444 # Number of system calls
system.cpu.numCycles 136680335 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 36129289 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 36129289 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 1086629 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 25668657 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 25566381 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 28038648 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 196448149 # Number of instructions fetch has processed
system.cpu.fetch.Branches 36129289 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 25566381 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 59446336 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 8437809 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 41835148 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 32 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 182 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 27320717 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 151811 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 136641889 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.527241 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.343736 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 79944033 58.51% 58.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 2167208 1.59% 60.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 2997757 2.19% 62.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 4111297 3.01% 65.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 8027988 5.88% 71.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 5053640 3.70% 74.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 2897429 2.12% 76.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1474644 1.08% 78.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 29967893 21.93% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 136641889 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.264334 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.437282 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 40756149 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 32464330 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 46271327 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 9828540 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 7321543 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 341364323 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 7321543 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 46061495 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 6368629 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 8995 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 50367831 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 26513396 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 337564097 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 23 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 5026 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 24245573 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 73928 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 414895608 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1010438546 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1010435932 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 2614 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 341010940 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 73884668 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 483 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 475 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 57387793 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 108215751 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 37227533 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 46388866 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 7855106 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 331925513 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 2461 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 311467723 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 186069 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 53480941 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 93052835 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 2015 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 136641889 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.279445 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.722907 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 29493706 21.58% 21.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 18268502 13.37% 34.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 26067174 19.08% 54.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 31248056 22.87% 76.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 17426975 12.75% 89.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 8824728 6.46% 96.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 3769643 2.76% 98.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 1473533 1.08% 99.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 69572 0.05% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 136641889 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 22788 1.09% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1944579 92.77% 93.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 128653 6.14% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 29247 0.01% 0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 177257579 56.91% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 116 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 99693088 32.01% 88.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 34487693 11.07% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 311467723 # Type of FU issued
system.cpu.iq.rate 2.278804 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2096020 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.006729 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 761858485 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 385440526 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 308377955 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 939 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 1362 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 296 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 313534078 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 418 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 52563213 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 17436363 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 94862 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 33518 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 5787782 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 3294 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 766 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 7321543 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 823106 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 106434 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 331927974 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 49382 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 108215751 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 37227533 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 475 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1169 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 29139 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 33518 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 614396 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 578149 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1192545 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 309546199 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 99164124 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 1921524 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 133270548 # number of memory reference insts executed
system.cpu.iew.exec_branches 31554842 # Number of branches executed
system.cpu.iew.exec_stores 34106424 # Number of stores executed
system.cpu.iew.exec_rate 2.264746 # Inst execution rate
system.cpu.iew.wb_sent 308908711 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 308378251 # cumulative count of insts written-back
system.cpu.iew.wb_producers 227159905 # num instructions producing a value
system.cpu.iew.wb_consumers 466461304 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.256201 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.486986 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 157988582 # The number of committed instructions
system.cpu.commit.commitCommittedOps 278192519 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 53739498 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 446 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1086653 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 129320346 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.151189 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.664667 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 48978430 37.87% 37.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 24328173 18.81% 56.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 16731567 12.94% 69.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 12545678 9.70% 79.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 3454921 2.67% 82.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 3553253 2.75% 84.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 2757236 2.13% 86.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 1133891 0.88% 87.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 15837197 12.25% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 129320346 # Number of insts commited each cycle
system.cpu.commit.committedInsts 157988582 # Number of instructions committed
system.cpu.commit.committedOps 278192519 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 122219139 # Number of memory references committed
system.cpu.commit.loads 90779388 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 29309710 # Number of branches committed
system.cpu.commit.fp_insts 40 # Number of committed floating point instructions.
system.cpu.commit.int_insts 278186227 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 15837197 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 445415166 # The number of ROB reads
system.cpu.rob.rob_writes 671194708 # The number of ROB writes
system.cpu.timesIdled 2012 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 38446 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 157988582 # Number of Instructions Simulated
system.cpu.committedOps 278192519 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 157988582 # Number of Instructions Simulated
system.cpu.cpi 0.865128 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.865128 # CPI: Total CPI of All Threads
system.cpu.ipc 1.155898 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.155898 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 705405399 # number of integer regfile reads
system.cpu.int_regfile_writes 373270395 # number of integer regfile writes
system.cpu.fp_regfile_reads 345 # number of floating regfile reads
system.cpu.fp_regfile_writes 188 # number of floating regfile writes
system.cpu.misc_regfile_reads 197984504 # number of misc regfile reads
system.cpu.icache.replacements 90 # number of replacements
system.cpu.icache.tagsinuse 845.686115 # Cycle average of tags in use
system.cpu.icache.total_refs 27319306 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 1079 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 25319.097312 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 845.686115 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.412933 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.412933 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 27319307 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 27319307 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 27319307 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 27319307 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 27319307 # number of overall hits
system.cpu.icache.overall_hits::total 27319307 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 1410 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 1410 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 1410 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 1410 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 1410 # number of overall misses
system.cpu.icache.overall_misses::total 1410 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 52106500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 52106500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 52106500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 52106500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 52106500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 52106500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 27320717 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 27320717 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 27320717 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 27320717 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 27320717 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 27320717 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000052 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000052 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000052 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000052 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000052 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000052 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36954.964539 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36954.964539 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36954.964539 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36954.964539 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36954.964539 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36954.964539 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 328 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 328 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 328 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 328 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 328 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 328 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 1082 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 1082 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 1082 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 1082 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 1082 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 1082 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 39682000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 39682000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 39682000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 39682000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 39682000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 39682000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000040 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000040 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000040 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000040 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 36674.676525 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 36674.676525 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 36674.676525 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 36674.676525 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 36674.676525 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 36674.676525 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2072150 # number of replacements
system.cpu.dcache.tagsinuse 4072.380318 # Cycle average of tags in use
system.cpu.dcache.total_refs 75593684 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 2076246 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 36.408828 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 22734551000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4072.380318 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.994233 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.994233 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 44236411 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 44236411 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 31357262 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 31357262 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 75593673 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 75593673 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 75593673 # number of overall hits
system.cpu.dcache.overall_hits::total 75593673 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2315078 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2315078 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 82489 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 82489 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2397567 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2397567 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2397567 # number of overall misses
system.cpu.dcache.overall_misses::total 2397567 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 16784018500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 16784018500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1571310000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1571310000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 18355328500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 18355328500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 18355328500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 18355328500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 46551489 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 46551489 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 31439751 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 31439751 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 77991240 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 77991240 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 77991240 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 77991240 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.049732 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.049732 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002624 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.002624 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.030741 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.030741 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.030741 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.030741 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 7249.871711 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 7249.871711 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 19048.721648 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19048.721648 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 7655.814624 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 7655.814624 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 7655.814624 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 7655.814624 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 2064802 # number of writebacks
system.cpu.dcache.writebacks::total 2064802 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 320846 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 320846 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 469 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 469 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 321315 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 321315 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 321315 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 321315 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1994232 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1994232 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 82020 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 82020 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2076252 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2076252 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2076252 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2076252 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 6184007000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 6184007000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 1313707000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 1313707000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7497714000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 7497714000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7497714000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 7497714000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.042839 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.042839 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.002609 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.002609 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.026622 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.026622 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.026622 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.026622 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 3100.946630 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 3100.946630 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 16016.910510 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16016.910510 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 3611.177256 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 3611.177256 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 3611.177256 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 3611.177256 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1468 # number of replacements
system.cpu.l2cache.tagsinuse 20085.228280 # Cycle average of tags in use
system.cpu.l2cache.total_refs 4027172 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 30631 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 131.473736 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 19589.019970 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 262.767533 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 233.440777 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.597809 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.008019 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.007124 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.612953 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 7 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1993528 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1993535 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 2064802 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 2064802 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 53141 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 53141 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 7 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 2046669 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2046676 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 7 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 2046669 # number of overall hits
system.cpu.l2cache.overall_hits::total 2046676 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 1072 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 588 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1660 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 2 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 2 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 28992 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 28992 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 1072 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 29580 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 30652 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 1072 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 29580 # number of overall misses
system.cpu.l2cache.overall_misses::total 30652 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 38191500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 20878500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 59070000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 989300500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 989300500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 38191500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 1010179000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 1048370500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 38191500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 1010179000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 1048370500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1079 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1994116 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1995195 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 2064802 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 2064802 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 3 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 3 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 82133 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 82133 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 1079 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 2076249 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2077328 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 1079 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 2076249 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2077328 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.993513 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.000295 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.000832 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.666667 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.666667 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.352988 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.352988 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.993513 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.014247 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.014755 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.993513 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.014247 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.014755 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35626.399254 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 35507.653061 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 35584.337349 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34123.223648 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34123.223648 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35626.399254 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34150.743746 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34202.352212 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35626.399254 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34150.743746 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34202.352212 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 317 # number of writebacks
system.cpu.l2cache.writebacks::total 317 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 1072 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 588 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1660 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 2 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 28992 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 28992 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 1072 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 29580 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 30652 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 1072 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 29580 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 30652 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 34797000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 19023000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 53820000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 62000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 62000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 899044500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 899044500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 34797000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 918067500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 952864500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 34797000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 918067500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 952864500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.993513 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.000295 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.000832 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.666667 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.666667 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.352988 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.352988 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.993513 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.014247 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.014755 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.993513 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.014247 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.014755 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32459.888060 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 32352.040816 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32421.686747 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31010.088990 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31010.088990 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32459.888060 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31036.764706 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31086.535952 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32459.888060 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31036.764706 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31086.535952 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|