summaryrefslogtreecommitdiff
path: root/tests/long/se/20.parser/ref/alpha/tru64/minor-timing/stats.txt
blob: c6f6cfa5426379a2d2fd224b9e1db29aa8267593 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.412076                       # Number of seconds simulated
sim_ticks                                412076211500                       # Number of ticks simulated
final_tick                               412076211500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 319842                       # Simulator instruction rate (inst/s)
host_op_rate                                   319842                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              215393213                       # Simulator tick rate (ticks/s)
host_mem_usage                                 301832                       # Number of bytes of host memory used
host_seconds                                  1913.13                       # Real time elapsed on the host
sim_insts                                   611901617                       # Number of instructions simulated
sim_ops                                     611901617                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu.inst            156480                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          24143168                       # Number of bytes read from this memory
system.physmem.bytes_read::total             24299648                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst       156480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total          156480                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     18790784                       # Number of bytes written to this memory
system.physmem.bytes_written::total          18790784                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst               2445                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             377237                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                379682                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          293606                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               293606                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst               379736                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data             58589085                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58968820                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          379736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             379736                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45600264                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45600264                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45600264                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              379736                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data            58589085                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              104569084                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs                        379682                       # Number of read requests accepted
system.physmem.writeReqs                       293606                       # Number of write requests accepted
system.physmem.readBursts                      379682                       # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts                     293606                       # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM                 24277120                       # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ                     22528                       # Total number of bytes read from write queue
system.physmem.bytesWritten                  18788736                       # Total number of bytes written to DRAM
system.physmem.bytesReadSys                  24299648                       # Total read bytes from the system interface side
system.physmem.bytesWrittenSys               18790784                       # Total written bytes from the system interface side
system.physmem.servicedByWrQ                      352                       # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts                       0                       # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs              0                       # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0               23686                       # Per bank write bursts
system.physmem.perBankRdBursts::1               23158                       # Per bank write bursts
system.physmem.perBankRdBursts::2               23442                       # Per bank write bursts
system.physmem.perBankRdBursts::3               24500                       # Per bank write bursts
system.physmem.perBankRdBursts::4               25445                       # Per bank write bursts
system.physmem.perBankRdBursts::5               23568                       # Per bank write bursts
system.physmem.perBankRdBursts::6               23655                       # Per bank write bursts
system.physmem.perBankRdBursts::7               23906                       # Per bank write bursts
system.physmem.perBankRdBursts::8               23193                       # Per bank write bursts
system.physmem.perBankRdBursts::9               23982                       # Per bank write bursts
system.physmem.perBankRdBursts::10              24711                       # Per bank write bursts
system.physmem.perBankRdBursts::11              22783                       # Per bank write bursts
system.physmem.perBankRdBursts::12              23721                       # Per bank write bursts
system.physmem.perBankRdBursts::13              24390                       # Per bank write bursts
system.physmem.perBankRdBursts::14              22740                       # Per bank write bursts
system.physmem.perBankRdBursts::15              22450                       # Per bank write bursts
system.physmem.perBankWrBursts::0               17782                       # Per bank write bursts
system.physmem.perBankWrBursts::1               17456                       # Per bank write bursts
system.physmem.perBankWrBursts::2               17944                       # Per bank write bursts
system.physmem.perBankWrBursts::3               18851                       # Per bank write bursts
system.physmem.perBankWrBursts::4               19513                       # Per bank write bursts
system.physmem.perBankWrBursts::5               18590                       # Per bank write bursts
system.physmem.perBankWrBursts::6               18777                       # Per bank write bursts
system.physmem.perBankWrBursts::7               18659                       # Per bank write bursts
system.physmem.perBankWrBursts::8               18440                       # Per bank write bursts
system.physmem.perBankWrBursts::9               18941                       # Per bank write bursts
system.physmem.perBankWrBursts::10              19255                       # Per bank write bursts
system.physmem.perBankWrBursts::11              18046                       # Per bank write bursts
system.physmem.perBankWrBursts::12              18263                       # Per bank write bursts
system.physmem.perBankWrBursts::13              18731                       # Per bank write bursts
system.physmem.perBankWrBursts::14              17195                       # Per bank write bursts
system.physmem.perBankWrBursts::15              17131                       # Per bank write bursts
system.physmem.numRdRetry                           0                       # Number of times read queue was full causing retry
system.physmem.numWrRetry                           0                       # Number of times write queue was full causing retry
system.physmem.totGap                    412076123500                       # Total gap between requests
system.physmem.readPktSize::0                       0                       # Read request sizes (log2)
system.physmem.readPktSize::1                       0                       # Read request sizes (log2)
system.physmem.readPktSize::2                       0                       # Read request sizes (log2)
system.physmem.readPktSize::3                       0                       # Read request sizes (log2)
system.physmem.readPktSize::4                       0                       # Read request sizes (log2)
system.physmem.readPktSize::5                       0                       # Read request sizes (log2)
system.physmem.readPktSize::6                  379682                       # Read request sizes (log2)
system.physmem.writePktSize::0                      0                       # Write request sizes (log2)
system.physmem.writePktSize::1                      0                       # Write request sizes (log2)
system.physmem.writePktSize::2                      0                       # Write request sizes (log2)
system.physmem.writePktSize::3                      0                       # Write request sizes (log2)
system.physmem.writePktSize::4                      0                       # Write request sizes (log2)
system.physmem.writePktSize::5                      0                       # Write request sizes (log2)
system.physmem.writePktSize::6                 293606                       # Write request sizes (log2)
system.physmem.rdQLenPdf::0                    377941                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1                      1374                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2                        15                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9                         0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30                        0                       # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31                        0                       # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9                         1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14                        1                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15                     6897                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16                     7266                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17                    17028                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18                    17389                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19                    17450                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20                    17490                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21                    17475                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22                    17478                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23                    17479                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24                    17478                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25                    17534                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26                    17491                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27                    17549                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28                    17546                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29                    17520                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30                    17637                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31                    17381                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32                    17354                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33                       40                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34                       28                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35                       21                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36                       18                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37                       12                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38                       10                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39                        9                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40                        5                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41                        2                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42                        2                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43                        2                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62                        0                       # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63                        0                       # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples       142335                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean      302.556532                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean     179.740913                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev     324.275213                       # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127          50726     35.64%     35.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255        38947     27.36%     63.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383        13162      9.25%     72.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511         8307      5.84%     78.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639         5691      4.00%     82.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767         3798      2.67%     84.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895         3047      2.14%     86.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023         2540      1.78%     88.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151        16117     11.32%    100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total         142335                       # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples         17335                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean        21.880819                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev      236.752171                       # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023          17326     99.95%     99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047            5      0.03%     99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071            1      0.01%     99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095            1      0.01%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::8192-9215            1      0.01%     99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::28672-29695            1      0.01%    100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total           17335                       # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples         17335                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean        16.935333                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean       16.864235                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev        2.642113                       # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19           17130     98.82%     98.82% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23             152      0.88%     99.69% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27              27      0.16%     99.85% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31               9      0.05%     99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35               6      0.03%     99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39               1      0.01%     99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55               1      0.01%     99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59               1      0.01%     99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63               2      0.01%     99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91               2      0.01%     99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103             1      0.01%     99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107             1      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::156-159             1      0.01%     99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::224-227             1      0.01%    100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total           17335                       # Writes before turning the bus around for reads
system.physmem.totQLat                     4058081750                       # Total ticks spent queuing
system.physmem.totMemAccLat               11170519250                       # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat                   1896650000                       # Total ticks spent in databus transfers
system.physmem.avgQLat                       10698.02                       # Average queueing delay per DRAM burst
system.physmem.avgBusLat                      5000.00                       # Average bus latency per DRAM burst
system.physmem.avgMemAccLat                  29448.02                       # Average memory access latency per DRAM burst
system.physmem.avgRdBW                          58.91                       # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW                          45.60                       # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys                       58.97                       # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys                       45.60                       # Average system write bandwidth in MiByte/s
system.physmem.peakBW                        12800.00                       # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil                           0.82                       # Data bus utilization in percentage
system.physmem.busUtilRead                       0.46                       # Data bus utilization in percentage for reads
system.physmem.busUtilWrite                      0.36                       # Data bus utilization in percentage for writes
system.physmem.avgRdQLen                         1.00                       # Average read queue length when enqueuing
system.physmem.avgWrQLen                        19.82                       # Average write queue length when enqueuing
system.physmem.readRowHits                     314253                       # Number of row buffer hits during reads
system.physmem.writeRowHits                    216307                       # Number of row buffer hits during writes
system.physmem.readRowHitRate                   82.84                       # Row buffer hit rate for reads
system.physmem.writeRowHitRate                  73.67                       # Row buffer hit rate for writes
system.physmem.avgGap                       612035.45                       # Average gap between requests
system.physmem.pageHitRate                      78.84                       # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy                  548334360                       # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy                  299190375                       # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy                1492491000                       # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy                956130480                       # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy            26914520880                       # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy            61976871495                       # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy           192877504500                       # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy             285065043090                       # Total energy per rank (pJ)
system.physmem_0.averagePower              691.784602                       # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE   320322978500                       # Time in different power states
system.physmem_0.memoryStateTime::REF     13759980000                       # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_0.memoryStateTime::ACT     77989027750                       # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.physmem_1.actEnergy                  527491440                       # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy                  287817750                       # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy                1465854000                       # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy                945995760                       # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy            26914520880                       # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy            59032825200                       # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy           195460001250                       # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy             284634506280                       # Total energy per rank (pJ)
system.physmem_1.averagePower              690.739793                       # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE   324635867250                       # Time in different power states
system.physmem_1.memoryStateTime::REF     13759980000                       # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.physmem_1.memoryStateTime::ACT     73676135250                       # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups               123917200                       # Number of BP lookups
system.cpu.branchPred.condPredicted          87658954                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           6214605                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             71577882                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                67272105                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             93.984487                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                15041853                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect            1126020                       # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                    149344669                       # DTB read hits
system.cpu.dtb.read_misses                     549013                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                149893682                       # DTB read accesses
system.cpu.dtb.write_hits                    57319597                       # DTB write hits
system.cpu.dtb.write_misses                     63704                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                57383301                       # DTB write accesses
system.cpu.dtb.data_hits                    206664266                       # DTB hits
system.cpu.dtb.data_misses                     612717                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                207276983                       # DTB accesses
system.cpu.itb.fetch_hits                   226051267                       # ITB hits
system.cpu.itb.fetch_misses                        48                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses               226051315                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                  485                       # Number of system calls
system.cpu.numCycles                        824152423                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   611901617                       # Number of instructions committed
system.cpu.committedOps                     611901617                       # Number of ops (including micro ops) committed
system.cpu.discardedOps                      12834608                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.cpi                               1.346871                       # CPI: cycles per instruction
system.cpu.ipc                               0.742462                       # IPC: instructions per cycle
system.cpu.tickCycles                       739334528                       # Number of cycles that the object actually ticked
system.cpu.idleCycles                        84817895                       # Total number of cycles that the object has spent stopped
system.cpu.dcache.tags.replacements           2535265                       # number of replacements
system.cpu.dcache.tags.tagsinuse          4087.660624                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           202570425                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           2539361                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             79.772205                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1635033500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  4087.660624                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.997964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.997964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          829                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         3145                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         414584975                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        414584975                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data    146904268                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       146904268                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     55666157                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       55666157                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     202570425                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        202570425                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    202570425                       # number of overall hits
system.cpu.dcache.overall_hits::total       202570425                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      1908505                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1908505                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data      1543877                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1543877                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3452382                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3452382                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3452382                       # number of overall misses
system.cpu.dcache.overall_misses::total       3452382                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  37724666000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  37724666000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  47726490500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  47726490500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  85451156500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  85451156500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  85451156500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  85451156500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    148812773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    148812773                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     57210034                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     57210034                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    206022807                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    206022807                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    206022807                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    206022807                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.012825                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012825                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.026986                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026986                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016757                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016757                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016757                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016757                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 19766.605799                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19766.605799                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 30913.402104                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30913.402104                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 24751.361958                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24751.361958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 24751.361958                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24751.361958                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks      2339407                       # number of writebacks
system.cpu.dcache.writebacks::total           2339407                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       143967                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       143967                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data       769054                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total       769054                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       913021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       913021                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       913021                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       913021                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      1764538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1764538                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       774823                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       774823                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2539361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2539361                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2539361                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2539361                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  33207035500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  33207035500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  23344377500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  23344377500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  56551413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  56551413000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  56551413000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  56551413000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.011857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.013543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.013543                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012326                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012326                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012326                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012326                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 18819.110441                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18819.110441                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30128.658416                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30128.658416                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 22269.938382                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 22269.938382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 22269.938382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22269.938382                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements              3156                       # number of replacements
system.cpu.icache.tags.tagsinuse          1116.812774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           226046283                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              4984                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          45354.390650                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst  1116.812774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.545319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.545319                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1828                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           69                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           75                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1590                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         452107518                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        452107518                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst    226046283                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       226046283                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     226046283                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        226046283                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    226046283                       # number of overall hits
system.cpu.icache.overall_hits::total       226046283                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         4984                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4984                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         4984                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4984                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         4984                       # number of overall misses
system.cpu.icache.overall_misses::total          4984                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    231170500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    231170500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    231170500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    231170500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    231170500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    231170500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    226051267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    226051267                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    226051267                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    226051267                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    226051267                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    226051267                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000022                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000022                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000022                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000022                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000022                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 46382.524077                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 46382.524077                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 46382.524077                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 46382.524077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 46382.524077                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 46382.524077                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.writebacks::writebacks         3156                       # number of writebacks
system.cpu.icache.writebacks::total              3156                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         4984                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         4984                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         4984                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         4984                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         4984                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         4984                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    226186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226186500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    226186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226186500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    226186500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226186500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000022                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000022                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 45382.524077                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 45382.524077                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 45382.524077                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 45382.524077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 45382.524077                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 45382.524077                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements           347699                       # number of replacements
system.cpu.l2cache.tags.tagsinuse        29505.280941                       # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs            3908745                       # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs           380129                       # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs            10.282680                       # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle     189125528500                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 21321.882455                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst   160.938322                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data  8022.460164                       # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks     0.650692                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst     0.004911                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data     0.244826                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total     0.900430                       # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024        32430                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0          163                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1          116                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2          223                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3        13172                       # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4        18756                       # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024     0.989685                       # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses         41820417                       # Number of tag accesses
system.cpu.l2cache.tags.data_accesses        41820417                       # Number of data accesses
system.cpu.l2cache.WritebackDirty_hits::writebacks      2339407                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackDirty_hits::total      2339407                       # number of WritebackDirty hits
system.cpu.l2cache.WritebackClean_hits::writebacks         3156                       # number of WritebackClean hits
system.cpu.l2cache.WritebackClean_hits::total         3156                       # number of WritebackClean hits
system.cpu.l2cache.ReadExReq_hits::cpu.data       571850                       # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total       571850                       # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst         2539                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total         2539                       # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data      1590274                       # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total      1590274                       # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst         2539                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data      2162124                       # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total         2164663                       # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst         2539                       # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data      2162124                       # number of overall hits
system.cpu.l2cache.overall_hits::total        2164663                       # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data       206310                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total       206310                       # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst         2445                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total         2445                       # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data       170927                       # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total       170927                       # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst         2445                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data       377237                       # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total        379682                       # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst         2445                       # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data       377237                       # number of overall misses
system.cpu.l2cache.overall_misses::total       379682                       # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data  16220356500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total  16220356500                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst    192028500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total    192028500                       # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data  13781881500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total  13781881500                       # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst    192028500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data  30002238000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total  30194266500                       # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst    192028500                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data  30002238000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total  30194266500                       # number of overall miss cycles
system.cpu.l2cache.WritebackDirty_accesses::writebacks      2339407                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackDirty_accesses::total      2339407                       # number of WritebackDirty accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::writebacks         3156                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.WritebackClean_accesses::total         3156                       # number of WritebackClean accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data       778160                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total       778160                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst         4984                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total         4984                       # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data      1761201                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total      1761201                       # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst         4984                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data      2539361                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total      2544345                       # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst         4984                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data      2539361                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total      2544345                       # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data     0.265125                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total     0.265125                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst     0.490570                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total     0.490570                       # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data     0.097051                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total     0.097051                       # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst     0.490570                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data     0.148556                       # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total     0.149226                       # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst     0.490570                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data     0.148556                       # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total     0.149226                       # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 78621.281082                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 78621.281082                       # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 78539.263804                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 78539.263804                       # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80630.219333                       # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80630.219333                       # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78539.263804                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79531.535878                       # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 79525.146043                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78539.263804                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79531.535878                       # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 79525.146043                       # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks       293606                       # number of writebacks
system.cpu.l2cache.writebacks::total           293606                       # number of writebacks
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks            4                       # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total            4                       # number of CleanEvict MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data       206310                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total       206310                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst         2445                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total         2445                       # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data       170927                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total       170927                       # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst         2445                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data       377237                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total       379682                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst         2445                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data       377237                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total       379682                       # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data  14157256500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total  14157256500                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst    167578500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total    167578500                       # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data  12072611500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total  12072611500                       # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst    167578500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data  26229868000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total  26397446500                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst    167578500                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data  26229868000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total  26397446500                       # number of overall MSHR miss cycles
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data     0.265125                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total     0.265125                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst     0.490570                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total     0.490570                       # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.097051                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total     0.097051                       # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst     0.490570                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data     0.148556                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total     0.149226                       # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst     0.490570                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data     0.148556                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total     0.149226                       # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68621.281082                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 68621.281082                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 68539.263804                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 68539.263804                       # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70630.219333                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70630.219333                       # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 68539.263804                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69531.535878                       # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69525.146043                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 68539.263804                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69531.535878                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69525.146043                       # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.toL2Bus.snoop_filter.tot_requests      5082766                       # Total number of requests made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_requests      2538421                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.snoop_filter.tot_snoops         2391                       # Total number of snoops made to the snoop filter.
system.cpu.toL2Bus.snoop_filter.hit_single_snoops         2391                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu.toL2Bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu.toL2Bus.trans_dist::ReadResp       1766185                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackDirty      2633013                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::WritebackClean         3156                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict       249951                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq       778160                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp       778160                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq         4984                       # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq      1761201                       # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side        13124                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side      7613987                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total           7627111                       # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side       520960                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side    312241152                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total          312762112                       # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops                      347699                       # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples      2892044                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean        0.000827                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev       0.028741                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0            2889653     99.92%     99.92% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1               2391      0.08%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2                  0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total        2892044                       # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy     4883946000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization          1.2                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy       7476000                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy    3809041500                       # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.membus.trans_dist::ReadResp             173372                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       293606                       # Transaction distribution
system.membus.trans_dist::CleanEvict            51706                       # Transaction distribution
system.membus.trans_dist::ReadExReq            206310                       # Transaction distribution
system.membus.trans_dist::ReadExResp           206310                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        173372                       # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port      1104676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1104676                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port     43090432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                43090432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            724994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  724994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              724994                       # Request fanout histogram
system.membus.reqLayer0.occupancy          2020992000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2009252250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------