blob: d97d6a9aa061dd0bfb109a451d1a2d1d077d607f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.409306 # Number of seconds simulated
sim_ticks 409306011500 # Number of ticks simulated
final_tick 409306011500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 215743 # Simulator instruction rate (inst/s)
host_op_rate 215743 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 144312578 # Simulator tick rate (ticks/s)
host_mem_usage 243356 # Number of bytes of host memory used
host_seconds 2836.25 # Real time elapsed on the host
sim_insts 611901617 # Number of instructions simulated
sim_ops 611901617 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 24320640 # Number of bytes read from this memory
system.physmem.bytes_read::total 24320640 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 170752 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 170752 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 18724096 # Number of bytes written to this memory
system.physmem.bytes_written::total 18724096 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 380010 # Number of read requests responded to by this memory
system.physmem.num_reads::total 380010 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 292564 # Number of write requests responded to by this memory
system.physmem.num_writes::total 292564 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 59419210 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 59419210 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 417174 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 417174 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 45745959 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 45745959 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 45745959 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 59419210 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 105165169 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 380010 # Number of read requests accepted
system.physmem.writeReqs 292564 # Number of write requests accepted
system.physmem.readBursts 380010 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 292564 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 24298688 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 21952 # Total number of bytes read from write queue
system.physmem.bytesWritten 18722368 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 24320640 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 18724096 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 343 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 23736 # Per bank write bursts
system.physmem.perBankRdBursts::1 23211 # Per bank write bursts
system.physmem.perBankRdBursts::2 23514 # Per bank write bursts
system.physmem.perBankRdBursts::3 24536 # Per bank write bursts
system.physmem.perBankRdBursts::4 25475 # Per bank write bursts
system.physmem.perBankRdBursts::5 23585 # Per bank write bursts
system.physmem.perBankRdBursts::6 23685 # Per bank write bursts
system.physmem.perBankRdBursts::7 23974 # Per bank write bursts
system.physmem.perBankRdBursts::8 23182 # Per bank write bursts
system.physmem.perBankRdBursts::9 23951 # Per bank write bursts
system.physmem.perBankRdBursts::10 24679 # Per bank write bursts
system.physmem.perBankRdBursts::11 22748 # Per bank write bursts
system.physmem.perBankRdBursts::12 23716 # Per bank write bursts
system.physmem.perBankRdBursts::13 24414 # Per bank write bursts
system.physmem.perBankRdBursts::14 22802 # Per bank write bursts
system.physmem.perBankRdBursts::15 22459 # Per bank write bursts
system.physmem.perBankWrBursts::0 17754 # Per bank write bursts
system.physmem.perBankWrBursts::1 17435 # Per bank write bursts
system.physmem.perBankWrBursts::2 17902 # Per bank write bursts
system.physmem.perBankWrBursts::3 18771 # Per bank write bursts
system.physmem.perBankWrBursts::4 19442 # Per bank write bursts
system.physmem.perBankWrBursts::5 18539 # Per bank write bursts
system.physmem.perBankWrBursts::6 18677 # Per bank write bursts
system.physmem.perBankWrBursts::7 18571 # Per bank write bursts
system.physmem.perBankWrBursts::8 18354 # Per bank write bursts
system.physmem.perBankWrBursts::9 18833 # Per bank write bursts
system.physmem.perBankWrBursts::10 19131 # Per bank write bursts
system.physmem.perBankWrBursts::11 17964 # Per bank write bursts
system.physmem.perBankWrBursts::12 18221 # Per bank write bursts
system.physmem.perBankWrBursts::13 18695 # Per bank write bursts
system.physmem.perBankWrBursts::14 17147 # Per bank write bursts
system.physmem.perBankWrBursts::15 17101 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 409305930000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 380010 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 292564 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 378272 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 1380 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 15 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 6975 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 7537 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 16938 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 17305 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 17384 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 17418 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 17392 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 17374 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 17382 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 17390 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 17383 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 17383 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 17565 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 17454 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 17428 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 17567 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 17327 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 17272 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 32 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 13 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 10 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 6 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 141944 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 303.070281 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 179.645979 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 325.191162 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 50836 35.81% 35.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 38595 27.19% 63.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 13069 9.21% 72.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 8075 5.69% 77.90% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 5863 4.13% 82.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 3755 2.65% 84.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 3005 2.12% 86.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 2490 1.75% 88.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 16256 11.45% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 141944 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 17252 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 22.005912 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 228.974837 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 17241 99.94% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 7 0.04% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 3 0.02% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::28672-29695 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 17252 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 17252 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.956701 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.885973 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 2.749936 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 17057 98.87% 98.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 150 0.87% 99.74% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 24 0.14% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 7 0.04% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 1 0.01% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 1 0.01% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 2 0.01% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 2 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::52-55 1 0.01% 99.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 2 0.01% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::80-83 1 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 1 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::120-123 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::208-211 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::216-219 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 17252 # Writes before turning the bus around for reads
system.physmem.totQLat 4021715750 # Total ticks spent queuing
system.physmem.totMemAccLat 11140472000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 1898335000 # Total ticks spent in databus transfers
system.physmem.avgQLat 10592.75 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 29342.75 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 59.37 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 45.74 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 59.42 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 45.75 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.82 # Data bus utilization in percentage
system.physmem.busUtilRead 0.46 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.36 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.00 # Average read queue length when enqueuing
system.physmem.avgWrQLen 20.32 # Average write queue length when enqueuing
system.physmem.readRowHits 314877 # Number of row buffer hits during reads
system.physmem.writeRowHits 215374 # Number of row buffer hits during writes
system.physmem.readRowHitRate 82.94 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 73.62 # Row buffer hit rate for writes
system.physmem.avgGap 608566.39 # Average gap between requests
system.physmem.pageHitRate 78.88 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 274823723500 # Time in different power states
system.physmem.memoryStateTime::REF 13667420000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 120808954500 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.membus.throughput 105165169 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 173388 # Transaction distribution
system.membus.trans_dist::ReadResp 173388 # Transaction distribution
system.membus.trans_dist::Writeback 292564 # Transaction distribution
system.membus.trans_dist::ReadExReq 206622 # Transaction distribution
system.membus.trans_dist::ReadExResp 206622 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1052584 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1052584 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43044736 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 43044736 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 43044736 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 3204326000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.8 # Layer utilization (%)
system.membus.respLayer1.occupancy 3607344750 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.9 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 123709142 # Number of BP lookups
system.cpu.branchPred.condPredicted 87625206 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 6390886 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 71443290 # Number of BTB lookups
system.cpu.branchPred.BTBHits 67227338 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 94.098883 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 14930671 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 1120494 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 149298589 # DTB read hits
system.cpu.dtb.read_misses 537604 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 149836193 # DTB read accesses
system.cpu.dtb.write_hits 57313863 # DTB write hits
system.cpu.dtb.write_misses 67044 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 57380907 # DTB write accesses
system.cpu.dtb.data_hits 206612452 # DTB hits
system.cpu.dtb.data_misses 604648 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 207217100 # DTB accesses
system.cpu.itb.fetch_hits 225745608 # ITB hits
system.cpu.itb.fetch_misses 48 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 225745656 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 485 # Number of system calls
system.cpu.numCycles 818612023 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 611901617 # Number of instructions committed
system.cpu.committedOps 611901617 # Number of ops (including micro ops) committed
system.cpu.discardedOps 13147093 # Number of ops (including micro ops) which were discarded before commit
system.cpu.numFetchSuspends 0 # Number of times Execute suspended instruction fetching
system.cpu.cpi 1.337816 # CPI: cycles per instruction
system.cpu.ipc 0.747487 # IPC: instructions per cycle
system.cpu.tickCycles 736852058 # Number of cycles that the object actually ticked
system.cpu.idleCycles 81759965 # Total number of cycles that the object has spent stopped
system.cpu.icache.tags.replacements 3162 # number of replacements
system.cpu.icache.tags.tagsinuse 1116.165991 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 225740617 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 4991 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 45229.536566 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1116.165991 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.545003 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.545003 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1829 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 75 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 72 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 16 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 77 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 1589 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.893066 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 451496207 # Number of tag accesses
system.cpu.icache.tags.data_accesses 451496207 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 225740617 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 225740617 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 225740617 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 225740617 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 225740617 # number of overall hits
system.cpu.icache.overall_hits::total 225740617 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 4991 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 4991 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 4991 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 4991 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 4991 # number of overall misses
system.cpu.icache.overall_misses::total 4991 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 227498000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 227498000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 227498000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 227498000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 227498000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 227498000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 225745608 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 225745608 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 225745608 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 225745608 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 225745608 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 225745608 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000022 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000022 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000022 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000022 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000022 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000022 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45581.646965 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45581.646965 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45581.646965 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45581.646965 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45581.646965 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45581.646965 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4991 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 4991 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 4991 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 4991 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 4991 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 4991 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 216413000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 216413000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 216413000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 216413000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 216413000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 216413000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000022 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000022 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000022 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000022 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 43360.649169 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 43360.649169 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 43360.649169 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 43360.649169 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 43360.649169 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 43360.649169 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.throughput 763750366 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 1766329 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 1766329 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 2340010 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 778155 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 778155 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 9982 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7418996 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 7428978 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 319424 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 312288192 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 312607616 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 312607616 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 4782257000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 8038000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3891565250 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.0 # Layer utilization (%)
system.cpu.l2cache.tags.replacements 347300 # number of replacements
system.cpu.l2cache.tags.tagsinuse 29490.485605 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 3710989 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 379724 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 9.772859 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 188606170000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 21413.748537 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 8076.737069 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.653496 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.246482 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.899978 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 32424 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 133 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 65 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 226 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13172 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 18828 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.989502 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 40233831 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 40233831 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 1592941 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1592941 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 2340010 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 2340010 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.inst 571533 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 571533 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 2164474 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2164474 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 2164474 # number of overall hits
system.cpu.l2cache.overall_hits::total 2164474 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 173388 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 173388 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.inst 206622 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 206622 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 380010 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 380010 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 380010 # number of overall misses
system.cpu.l2cache.overall_misses::total 380010 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 12655083750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 12655083750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.inst 14728692500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 14728692500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 27383776250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 27383776250 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 27383776250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 27383776250 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 1766329 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1766329 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 2340010 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 2340010 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.inst 778155 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 778155 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 2544484 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2544484 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 2544484 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2544484 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.098163 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.098163 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.inst 0.265528 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.265528 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.149347 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.149347 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.149347 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.149347 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72987.079556 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 72987.079556 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.inst 71283.273320 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 71283.273320 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72060.672745 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 72060.672745 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72060.672745 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 72060.672745 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 292564 # number of writebacks
system.cpu.l2cache.writebacks::total 292564 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 173388 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 173388 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.inst 206622 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 206622 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 380010 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 380010 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 380010 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 380010 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 10443247750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 10443247750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.inst 12110276500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12110276500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 22553524250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 22553524250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 22553524250 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 22553524250 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.098163 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.098163 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.inst 0.265528 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.265528 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.149347 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.149347 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.149347 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.149347 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60230.510474 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60230.510474 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.inst 58610.779588 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 58610.779588 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 59349.817768 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 59349.817768 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 59349.817768 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 59349.817768 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 2535397 # number of replacements
system.cpu.dcache.tags.tagsinuse 4087.756934 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 202541489 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 2539493 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 79.756664 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 1608245250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.inst 4087.756934 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.inst 0.997988 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.997988 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 52 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 70 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 829 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 3145 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 414526387 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 414526387 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.inst 146875295 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 146875295 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.inst 55666194 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 55666194 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.inst 202541489 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 202541489 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.inst 202541489 # number of overall hits
system.cpu.dcache.overall_hits::total 202541489 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.inst 1908118 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1908118 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.inst 1543840 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1543840 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.inst 3451958 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 3451958 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.inst 3451958 # number of overall misses
system.cpu.dcache.overall_misses::total 3451958 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.inst 36372214750 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 36372214750 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.inst 45066771500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 45066771500 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.inst 81438986250 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 81438986250 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.inst 81438986250 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 81438986250 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.inst 148783413 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 148783413 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.inst 57210034 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 57210034 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.inst 205993447 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 205993447 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.inst 205993447 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 205993447 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.inst 0.012825 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.012825 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.inst 0.026985 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.026985 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.inst 0.016758 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.016758 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.inst 0.016758 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.016758 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.inst 19061.826758 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 19061.826758 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.inst 29191.348521 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 29191.348521 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.inst 23592.113881 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23592.113881 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.inst 23592.113881 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23592.113881 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 2340010 # number of writebacks
system.cpu.dcache.writebacks::total 2340010 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.inst 143436 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 143436 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.inst 769029 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 769029 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.inst 912465 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 912465 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.inst 912465 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 912465 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.inst 1764682 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1764682 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.inst 774811 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 774811 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.inst 2539493 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2539493 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.inst 2539493 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2539493 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.inst 30204720750 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 30204720750 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.inst 21179013000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 21179013000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.inst 51383733750 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 51383733750 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.inst 51383733750 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 51383733750 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.inst 0.011861 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.011861 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.inst 0.013543 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.013543 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.inst 0.012328 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.012328 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.inst 0.012328 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.012328 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.inst 17116.240065 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17116.240065 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.inst 27334.424782 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 27334.424782 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.inst 20233.855242 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 20233.855242 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.inst 20233.855242 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 20233.855242 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|