blob: c0ee61c5b5620db639088a54975f6ba7c85c98e1 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.274128 # Number of seconds simulated
sim_ticks 274128411000 # Number of ticks simulated
final_tick 274128411000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 67477 # Simulator instruction rate (inst/s)
host_tick_rate 32262353 # Simulator tick rate (ticks/s)
host_mem_usage 260864 # Number of bytes of host memory used
host_seconds 8496.85 # Real time elapsed on the host
sim_insts 573341187 # Number of instructions simulated
system.physmem.bytes_read 15240192 # Number of bytes read from this memory
system.physmem.bytes_inst_read 229568 # Number of instructions bytes read from this memory
system.physmem.bytes_written 10959680 # Number of bytes written to this memory
system.physmem.num_reads 238128 # Number of read requests responded to by this memory
system.physmem.num_writes 171245 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 55595084 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 837447 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write 39980095 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total 95575179 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 548 # Number of system calls
system.cpu.numCycles 548256823 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 224897268 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 178814817 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 18282790 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 189563731 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 156236753 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 11742995 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 2591276 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 154191878 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 995397299 # Number of instructions fetch has processed
system.cpu.fetch.Branches 224897268 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 167979748 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 252064252 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 69921430 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 88879876 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 76 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 27589 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 141619226 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 4743130 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 544471710 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.119468 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.816244 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 292419737 53.71% 53.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 22605861 4.15% 57.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 39604588 7.27% 65.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 38612877 7.09% 72.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 44079940 8.10% 80.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 15590470 2.86% 83.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 18445012 3.39% 86.57% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 13511392 2.48% 89.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 59601833 10.95% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 544471710 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.410204 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.815568 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 173466263 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 84575198 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 232805016 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 4404092 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 49221141 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 33081437 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 88923 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 1069021878 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 219487 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 49221141 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 189418333 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 6243189 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 67194010 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 221110320 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 11284717 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 983280870 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 1088 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2966299 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 5203884 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 24 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 1174814245 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 4267939396 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 4267936218 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 3178 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 672199336 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 502614909 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 6158838 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 6158596 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 63324865 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 196341124 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 77971699 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 17887364 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 12637820 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 869953710 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 7817073 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 735125256 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1650830 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 301557809 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 749773525 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 3938874 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 544471710 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.350162 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.594792 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 241490713 44.35% 44.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 95232425 17.49% 61.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 86360231 15.86% 77.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 58954468 10.83% 88.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 37235413 6.84% 95.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 14676941 2.70% 98.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 6419263 1.18% 99.25% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3351018 0.62% 99.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 751238 0.14% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 544471710 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 133047 1.38% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.38% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 6635057 68.81% 70.19% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 2874860 29.81% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 497160573 67.63% 67.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 379945 0.05% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 138 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 170682566 23.22% 90.90% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 66902031 9.10% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 735125256 # Type of FU issued
system.cpu.iq.rate 1.340841 # Inst issue rate
system.cpu.iq.fu_busy_cnt 9642964 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.013117 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 2026015704 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1179385447 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 693708754 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 312 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 466 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 744768062 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 158 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 8478103 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 69568189 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 50872 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 61447 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 20367843 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 28247 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 358 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 49221141 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 2690580 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 121747 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 887104350 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 12434546 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 196341124 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 77971699 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 6076746 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 46013 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 7579 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 61447 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 18517236 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 5450893 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 23968129 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 710591708 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 161345852 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 24533548 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 9333567 # number of nop insts executed
system.cpu.iew.exec_refs 226275553 # number of memory reference insts executed
system.cpu.iew.exec_branches 147479421 # Number of branches executed
system.cpu.iew.exec_stores 64929701 # Number of stores executed
system.cpu.iew.exec_rate 1.296093 # Inst execution rate
system.cpu.iew.wb_sent 699249012 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 693708770 # cumulative count of insts written-back
system.cpu.iew.wb_producers 395011112 # num instructions producing a value
system.cpu.iew.wb_consumers 663436791 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.265299 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.595401 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 574685071 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 312438031 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 3878199 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 20478103 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 495250570 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.160393 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 1.863970 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 259977309 52.49% 52.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 116342120 23.49% 75.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 44473265 8.98% 84.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 21252753 4.29% 89.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 19820819 4.00% 93.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7387112 1.49% 94.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 7391590 1.49% 96.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3775030 0.76% 97.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 14830572 2.99% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 495250570 # Number of insts commited each cycle
system.cpu.commit.count 574685071 # Number of instructions committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 184376791 # Number of memory references committed
system.cpu.commit.loads 126772935 # Number of loads committed
system.cpu.commit.membars 1488542 # Number of memory barriers committed
system.cpu.commit.branches 120192120 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 473701217 # Number of committed integer instructions.
system.cpu.commit.function_calls 9757362 # Number of function calls committed.
system.cpu.commit.bw_lim_events 14830572 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1367535962 # The number of ROB reads
system.cpu.rob.rob_writes 1823647630 # The number of ROB writes
system.cpu.timesIdled 94158 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 3785113 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 573341187 # Number of Instructions Simulated
system.cpu.committedInsts_total 573341187 # Number of Instructions Simulated
system.cpu.cpi 0.956249 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.956249 # CPI: Total CPI of All Threads
system.cpu.ipc 1.045753 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.045753 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3289345591 # number of integer regfile reads
system.cpu.int_regfile_writes 815117578 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 1230585750 # number of misc regfile reads
system.cpu.misc_regfile_writes 4463842 # number of misc regfile writes
system.cpu.icache.replacements 12883 # number of replacements
system.cpu.icache.tagsinuse 1062.179544 # Cycle average of tags in use
system.cpu.icache.total_refs 141602716 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 14723 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 9617.789581 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::0 1062.179544 # Average occupied blocks per context
system.cpu.icache.occ_percent::0 0.518642 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits 141602717 # number of ReadReq hits
system.cpu.icache.demand_hits 141602717 # number of demand (read+write) hits
system.cpu.icache.overall_hits 141602717 # number of overall hits
system.cpu.icache.ReadReq_misses 16509 # number of ReadReq misses
system.cpu.icache.demand_misses 16509 # number of demand (read+write) misses
system.cpu.icache.overall_misses 16509 # number of overall misses
system.cpu.icache.ReadReq_miss_latency 235489500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency 235489500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency 235489500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses 141619226 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses 141619226 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses 141619226 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate 0.000117 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate 0.000117 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate 0.000117 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency 14264.310376 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency 14264.310376 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency 14264.310376 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.writebacks 1 # number of writebacks
system.cpu.icache.ReadReq_mshr_hits 1646 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits 1646 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits 1646 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses 14863 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses 14863 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses 14863 # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.icache.ReadReq_mshr_miss_latency 154537000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency 154537000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency 154537000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_miss_rate 0.000105 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate 0.000105 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate 0.000105 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency 10397.429859 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 10397.429859 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 10397.429859 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.icache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.icache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1212291 # number of replacements
system.cpu.dcache.tagsinuse 4058.220860 # Cycle average of tags in use
system.cpu.dcache.total_refs 203801196 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1216387 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 167.546345 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 5623769000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::0 4058.220860 # Average occupied blocks per context
system.cpu.dcache.occ_percent::0 0.990777 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits 146308743 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits 52772298 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits 2488014 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits 2231920 # number of StoreCondReq hits
system.cpu.dcache.demand_hits 199081041 # number of demand (read+write) hits
system.cpu.dcache.overall_hits 199081041 # number of overall hits
system.cpu.dcache.ReadReq_misses 1241922 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses 1467008 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses 55 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses 2708930 # number of demand (read+write) misses
system.cpu.dcache.overall_misses 2708930 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency 14257023500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency 24962643993 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency 523000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency 39219667493 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency 39219667493 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses 147550665 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses 54239306 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses 2488069 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses 2231920 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses 201789971 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses 201789971 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate 0.008417 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate 0.027047 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate 0.000022 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate 0.013425 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate 0.013425 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency 11479.805898 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency 17016.024448 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency 9509.090909 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency 14477.918401 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency 14477.918401 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 484000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 61 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 7934.426230 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks 1079423 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits 365990 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits 1126420 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits 55 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits 1492410 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits 1492410 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses 875932 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses 340588 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses 1216520 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses 1216520 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.dcache.ReadReq_mshr_miss_latency 6305474000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency 4364186500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency 10669660500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency 10669660500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate 0.005936 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate 0.006279 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate 0.006029 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate 0.006029 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 7198.588475 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 12813.682514 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 8770.641255 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 8770.641255 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.dcache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.dcache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 218982 # number of replacements
system.cpu.l2cache.tagsinuse 21063.326998 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1568375 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 239342 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 6.552862 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 204310095000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::0 7519.880092 # Average occupied blocks per context
system.cpu.l2cache.occ_blocks::1 13543.446906 # Average occupied blocks per context
system.cpu.l2cache.occ_percent::0 0.229489 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::1 0.413313 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits 760536 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits 1079424 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits 96 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits 232415 # number of ReadExReq hits
system.cpu.l2cache.demand_hits 992951 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits 992951 # number of overall hits
system.cpu.l2cache.ReadReq_misses 129729 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses 35 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses 108423 # number of ReadExReq misses
system.cpu.l2cache.demand_misses 238152 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses 238152 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency 4437312000 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency 171500 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency 3713377000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency 8150689000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency 8150689000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses 890265 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses 1079424 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses 131 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses 340838 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses 1231103 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses 1231103 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate 0.145720 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate 0.267176 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate 0.318107 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate 0.193446 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate 0.193446 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency 34204.472400 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency 4900 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency 34248.978538 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency 34224.734623 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency 34224.734623 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks 171245 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits 22 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits 22 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits 22 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses 129707 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses 35 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses 108423 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses 238130 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses 238130 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_misses 0 # number of overall MSHR uncacheable misses
system.cpu.l2cache.ReadReq_mshr_miss_latency 4027357500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency 1085000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency 3362010000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency 7389367500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency 7389367500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_uncacheable_latency 0 # number of overall MSHR uncacheable cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate 0.145695 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate 0.267176 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate 0.318107 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate 0.193428 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate 0.193428 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency 31049.654221 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency 31008.273152 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency 31030.813001 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency 31030.813001 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency no_value # average overall mshr uncacheable latency
system.cpu.l2cache.mshr_cap_events 0 # number of times MSHR cap was activated
system.cpu.l2cache.soft_prefetch_mshr_full 0 # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|
