blob: fb71d744c019b0fc7bdbc451a55d013dfb084e22 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.213306 # Number of seconds simulated
sim_ticks 213305827500 # Number of ticks simulated
final_tick 213305827500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 122434 # Simulator instruction rate (inst/s)
host_op_rate 137922 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 51312604 # Simulator tick rate (ticks/s)
host_mem_usage 243816 # Number of bytes of host memory used
host_seconds 4156.99 # Real time elapsed on the host
sim_insts 508955143 # Number of instructions simulated
sim_ops 573341703 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 218880 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10018112 # Number of bytes read from this memory
system.physmem.bytes_read::total 10236992 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 218880 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 218880 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 6680832 # Number of bytes written to this memory
system.physmem.bytes_written::total 6680832 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 3420 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 156533 # Number of read requests responded to by this memory
system.physmem.num_reads::total 159953 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 104388 # Number of write requests responded to by this memory
system.physmem.num_writes::total 104388 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 1026132 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 46965955 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 47992088 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1026132 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1026132 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 31320438 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 31320438 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 31320438 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1026132 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 46965955 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 79312526 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 548 # Number of system calls
system.cpu.numCycles 426611656 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 180727823 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 143302439 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 7746795 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 94842136 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 87606401 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 12449624 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 117248 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 121010673 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 797304667 # Number of instructions fetch has processed
system.cpu.fetch.Branches 180727823 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 100056025 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 177314401 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 41698826 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 95806477 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 17 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 633 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 114358410 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 2503764 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 425037502 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.155810 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.022430 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 247735901 58.29% 58.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 14398989 3.39% 61.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 20690991 4.87% 66.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 22948184 5.40% 71.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 21028166 4.95% 76.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 13190111 3.10% 79.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 13289231 3.13% 83.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 12171348 2.86% 85.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 59584581 14.02% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 425037502 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.423635 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.868924 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 133844968 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 89919956 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 165224759 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 5218013 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 30829806 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 26552808 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 78494 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 873544954 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 311862 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 30829806 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 144308291 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 8889002 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 66226963 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 159805436 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14978004 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 818752285 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 1493 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2838539 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 8233022 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 166 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 966651195 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3575004515 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3574999805 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 4710 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 672200163 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 294451032 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 5324262 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 5323899 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 70506892 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 172716678 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 75192368 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 27652992 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 15476560 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 763674623 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 6775753 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 672581286 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1543643 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 194823037 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 494499430 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 3054637 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 425037502 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.582405 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.714766 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 161217436 37.93% 37.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 79193919 18.63% 56.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 71219740 16.76% 73.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 52703176 12.40% 85.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 30630317 7.21% 92.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 16016984 3.77% 96.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 9411904 2.21% 98.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3391461 0.80% 99.71% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 1252565 0.29% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 425037502 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 468985 4.81% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 6682386 68.55% 73.36% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 2596899 26.64% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 451788730 67.17% 67.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 385834 0.06% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 242 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 155276883 23.09% 90.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 65129594 9.68% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 672581286 # Type of FU issued
system.cpu.iq.rate 1.576566 # Inst issue rate
system.cpu.iq.fu_busy_cnt 9748270 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.014494 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1781491468 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 966076983 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 652193699 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 519 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 994 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 682329295 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 261 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 8459367 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 45943639 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 43480 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 808541 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 17588407 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 19485 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 1190 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 30829806 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 4164559 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 269371 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 776620659 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1214502 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 172716678 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 75192368 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 5287034 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 138183 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 8014 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 808541 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4710218 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 6437306 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 11147524 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 662618807 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 151738432 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 9962479 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 6170283 # number of nop insts executed
system.cpu.iew.exec_refs 215459970 # number of memory reference insts executed
system.cpu.iew.exec_branches 137327241 # Number of branches executed
system.cpu.iew.exec_stores 63721538 # Number of stores executed
system.cpu.iew.exec_rate 1.553213 # Inst execution rate
system.cpu.iew.wb_sent 657384625 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 652193715 # cumulative count of insts written-back
system.cpu.iew.wb_producers 375712620 # num instructions producing a value
system.cpu.iew.wb_consumers 644546393 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.528776 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.582910 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 201955385 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 3721116 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 9921280 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 394207697 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.457824 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.150931 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 179674322 45.58% 45.58% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 103038794 26.14% 71.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 36295508 9.21% 80.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 18900800 4.79% 85.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 16480626 4.18% 89.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 8181222 2.08% 91.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 6907237 1.75% 93.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3752163 0.95% 94.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 20977025 5.32% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 394207697 # Number of insts commited each cycle
system.cpu.commit.committedInsts 510299027 # Number of instructions committed
system.cpu.commit.committedOps 574685587 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 184377000 # Number of memory references committed
system.cpu.commit.loads 126773039 # Number of loads committed
system.cpu.commit.membars 1488542 # Number of memory barriers committed
system.cpu.commit.branches 120192224 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 473701629 # Number of committed integer instructions.
system.cpu.commit.function_calls 9757362 # Number of function calls committed.
system.cpu.commit.bw_lim_events 20977025 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1149864506 # The number of ROB reads
system.cpu.rob.rob_writes 1584255068 # The number of ROB writes
system.cpu.timesIdled 77013 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 1574154 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 508955143 # Number of Instructions Simulated
system.cpu.committedOps 573341703 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 508955143 # Number of Instructions Simulated
system.cpu.cpi 0.838211 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.838211 # CPI: Total CPI of All Threads
system.cpu.ipc 1.193017 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.193017 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3092210365 # number of integer regfile reads
system.cpu.int_regfile_writes 760501959 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 1025217817 # number of misc regfile reads
system.cpu.misc_regfile_writes 4464052 # number of misc regfile writes
system.cpu.icache.replacements 15942 # number of replacements
system.cpu.icache.tagsinuse 1098.022149 # Cycle average of tags in use
system.cpu.icache.total_refs 114338741 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 17803 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 6422.442341 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1098.022149 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.536144 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.536144 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 114338741 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 114338741 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 114338741 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 114338741 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 114338741 # number of overall hits
system.cpu.icache.overall_hits::total 114338741 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 19669 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 19669 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 19669 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 19669 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 19669 # number of overall misses
system.cpu.icache.overall_misses::total 19669 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 281943000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 281943000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 281943000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 281943000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 281943000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 281943000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 114358410 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 114358410 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 114358410 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 114358410 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 114358410 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 114358410 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000172 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000172 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000172 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000172 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000172 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000172 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 14334.384056 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14334.384056 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 14334.384056 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14334.384056 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 14334.384056 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14334.384056 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1810 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1810 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1810 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1810 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1810 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1810 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 17859 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 17859 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 17859 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 17859 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 17859 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 17859 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 184851000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 184851000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 184851000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 184851000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 184851000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 184851000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000156 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000156 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000156 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000156 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000156 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000156 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 10350.579540 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 10350.579540 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 10350.579540 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 10350.579540 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 10350.579540 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 10350.579540 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1188372 # number of replacements
system.cpu.dcache.tagsinuse 4054.528843 # Cycle average of tags in use
system.cpu.dcache.total_refs 194724251 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1192468 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 163.295158 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 4858281000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4054.528843 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.989875 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.989875 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 137575577 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 137575577 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 52683646 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 52683646 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 2232872 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 2232872 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 2232025 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 2232025 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 190259223 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 190259223 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 190259223 # number of overall hits
system.cpu.dcache.overall_hits::total 190259223 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1266823 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1266823 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1555660 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1555660 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 41 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 41 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 2822483 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2822483 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2822483 # number of overall misses
system.cpu.dcache.overall_misses::total 2822483 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 15537538000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 15537538000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 33101884500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 33101884500 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 516500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 516500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 48639422500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 48639422500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 48639422500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 48639422500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 138842400 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 138842400 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 2232913 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 2232913 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 2232025 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 2232025 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 193081706 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 193081706 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 193081706 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 193081706 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.009124 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.009124 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.028681 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.028681 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000018 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000018 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.014618 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.014618 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.014618 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.014618 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12264.963614 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12264.963614 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 21278.354203 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 21278.354203 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 12597.560976 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 12597.560976 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 17232.848701 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17232.848701 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 17232.848701 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17232.848701 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 3299000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 559 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 5901.610018 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1102743 # number of writebacks
system.cpu.dcache.writebacks::total 1102743 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 422432 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 422432 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 1207529 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 1207529 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 41 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 41 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1629961 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1629961 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1629961 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1629961 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 844391 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 844391 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348131 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 348131 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1192522 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1192522 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1192522 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1192522 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 4793957000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4793957000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 4284082001 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 4284082001 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 9078039001 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 9078039001 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 9078039001 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 9078039001 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006082 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006082 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006418 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006418 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006176 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.006176 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006176 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.006176 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 5677.413663 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 5677.413663 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 12305.948051 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12305.948051 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 7612.470882 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 7612.470882 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 7612.470882 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 7612.470882 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 128760 # number of replacements
system.cpu.l2cache.tagsinuse 26550.688656 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1724027 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 159983 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 10.776314 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 109550112000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 22719.838493 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 309.354854 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 3521.495310 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.693354 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.009441 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.107468 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.810263 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 14376 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 787309 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 801685 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1102743 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1102743 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 48 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 48 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 248604 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 248604 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 14376 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1035913 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 1050289 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 14376 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1035913 # number of overall hits
system.cpu.l2cache.overall_hits::total 1050289 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3427 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 53062 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 56489 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 6 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 6 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 103493 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 103493 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3427 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 156555 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 159982 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3427 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 156555 # number of overall misses
system.cpu.l2cache.overall_misses::total 159982 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 121113500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1832817500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 1953931000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3547748000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 3547748000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 121113500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 5380565500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 5501679000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 121113500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 5380565500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 5501679000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 17803 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 840371 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 858174 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1102743 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1102743 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 54 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 54 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 352097 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 352097 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 17803 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1192468 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 1210271 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 17803 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1192468 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 1210271 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.192496 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.063141 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.065825 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.111111 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.111111 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.293933 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.293933 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.192496 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.131287 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.132187 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.192496 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.131287 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.132187 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35340.968777 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34541.055746 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34589.583813 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34280.076913 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34280.076913 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35340.968777 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34368.531826 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34389.362553 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35340.968777 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34368.531826 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34389.362553 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 104388 # number of writebacks
system.cpu.l2cache.writebacks::total 104388 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 7 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 28 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 7 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 28 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 7 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 28 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3420 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 53041 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 56461 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 6 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 6 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 103493 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 103493 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3420 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 156534 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 159954 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3420 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 156534 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 159954 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 110207000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1665041000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1775248000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 186000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 186000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3213249000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3213249000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 110207000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4878290000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 4988497000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 110207000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4878290000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 4988497000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.192102 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.063116 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.065792 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.111111 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.111111 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.293933 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.293933 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.192102 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.131269 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.132164 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.192102 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.131269 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.132164 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32224.269006 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31391.583869 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31442.021927 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31047.983922 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31047.983922 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32224.269006 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31164.411566 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31187.072533 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32224.269006 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31164.411566 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31187.072533 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|