blob: c3d2ef3b8f6d679d69a976fbe1edf34b5b7c4a1e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.199960 # Number of seconds simulated
sim_ticks 199959919500 # Number of ticks simulated
final_tick 199959919500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 164124 # Simulator instruction rate (inst/s)
host_op_rate 185039 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 64955915 # Simulator tick rate (ticks/s)
host_mem_usage 268876 # Number of bytes of host memory used
host_seconds 3078.39 # Real time elapsed on the host
sim_insts 505237723 # Number of instructions simulated
sim_ops 569624283 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 216768 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 9260800 # Number of bytes read from this memory
system.physmem.bytes_read::total 9477568 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 216768 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 216768 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 6246592 # Number of bytes written to this memory
system.physmem.bytes_written::total 6246592 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 3387 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 144700 # Number of read requests responded to by this memory
system.physmem.num_reads::total 148087 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 97603 # Number of write requests responded to by this memory
system.physmem.num_writes::total 97603 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 1084057 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 46313281 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 47397339 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1084057 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1084057 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 31239220 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 31239220 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 31239220 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1084057 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 46313281 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 78636559 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 148088 # Total number of read requests seen
system.physmem.writeReqs 97603 # Total number of write requests seen
system.physmem.cpureqs 247534 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 9477568 # Total number of bytes read from memory
system.physmem.bytesWritten 6246592 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 9477568 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 6246592 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 77 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 6 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 9156 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 9186 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 9613 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 9851 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 9528 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 9506 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 9385 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 9094 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 9054 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 9284 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 8856 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 9051 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 9215 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 9026 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 9005 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 9201 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 5949 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 5987 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 6274 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 6476 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 6181 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 6228 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 6222 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 6039 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 5973 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 6195 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 5906 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 6101 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 5980 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 5943 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 6048 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 6101 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 1837 # Number of times wr buffer was full causing retry
system.physmem.totGap 199959894000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 148088 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 99440 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 6 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 138077 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 9290 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 558 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 77 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 4198 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 4220 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 4225 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 4229 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 4230 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 4231 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 4235 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 4235 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 4237 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 4244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 4244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 4244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 4244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 4244 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 4243 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 46 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 24 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 19 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 15 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 14 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 13 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 1699469983 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 4970281233 # Sum of mem lat for all requests
system.physmem.totBusLat 740055000 # Total cycles spent in databus access
system.physmem.totBankLat 2530756250 # Total cycles spent in bank access
system.physmem.avgQLat 11482.05 # Average queueing delay per request
system.physmem.avgBankLat 17098.43 # Average bank access latency per request
system.physmem.avgBusLat 5000.00 # Average bus latency per request
system.physmem.avgMemAccLat 33580.49 # Average memory access latency
system.physmem.avgRdBW 47.40 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 31.24 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 47.40 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 31.24 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.61 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.02 # Average read queue length over time
system.physmem.avgWrQLen 8.80 # Average write queue length over time
system.physmem.readRowHits 125322 # Number of row buffer hits during reads
system.physmem.writeRowHits 52822 # Number of row buffer hits during writes
system.physmem.readRowHitRate 84.67 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 54.12 # Row buffer hit rate for writes
system.physmem.avgGap 813867.39 # Average gap between requests
system.cpu.branchPred.lookups 182791909 # Number of BP lookups
system.cpu.branchPred.condPredicted 143104920 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 7263448 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 93100856 # Number of BTB lookups
system.cpu.branchPred.BTBHits 87211306 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 93.674011 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 12676660 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 116192 # Number of incorrect RAS predictions.
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 548 # Number of system calls
system.cpu.numCycles 399919840 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 119359242 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 761526244 # Number of instructions fetch has processed
system.cpu.fetch.Branches 182791909 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 99887966 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 170136962 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 35675847 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 75471629 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 39 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 650 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 26 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 114518172 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 2437097 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 392580882 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.175648 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.990337 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 222456572 56.67% 56.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 14184957 3.61% 60.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 22893267 5.83% 66.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 22743461 5.79% 71.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 20901253 5.32% 77.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 11599327 2.95% 80.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 13055185 3.33% 83.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 11991563 3.05% 86.56% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 52755297 13.44% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 392580882 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.457071 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.904197 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 129017942 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 70989640 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 158833179 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 6202041 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 27538080 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 26128135 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 77010 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 825507648 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 295471 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 27538080 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 135602175 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 9653631 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 46459749 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 158272352 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 15054895 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 800579867 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 1059 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 3045560 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 8808243 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 238 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 954266949 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3500439750 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3500438390 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1360 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 666252291 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 288014658 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 2292979 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 2292975 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 41576680 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 170252258 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 73485876 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 28570132 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 15813364 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 755065776 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 3775319 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 665331498 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1369025 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 187382058 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 479835806 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 797687 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 392580882 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.694763 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.735550 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 137175345 34.94% 34.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 69848009 17.79% 52.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 71421264 18.19% 70.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 53409606 13.60% 84.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 31213744 7.95% 92.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 16052398 4.09% 96.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 8748856 2.23% 98.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 2891239 0.74% 99.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 1820421 0.46% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 392580882 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 477908 5.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 5.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 6514153 68.18% 73.18% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 2562402 26.82% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 447790588 67.30% 67.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 383397 0.06% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 96 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 153366793 23.05% 90.41% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 63790621 9.59% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 665331498 # Type of FU issued
system.cpu.iq.rate 1.663662 # Inst issue rate
system.cpu.iq.fu_busy_cnt 9554463 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.014360 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1734167139 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 947029128 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 646060992 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 227 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 304 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 674885846 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 115 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 8559648 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 44222703 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 41636 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 810061 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 16625399 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 19536 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 4374 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 27538080 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 5027706 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 374233 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 760399793 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1113000 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 170252258 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 73485876 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 2286777 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 218846 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 12338 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 810061 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4335774 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 4000856 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 8336630 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 655910156 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 150087379 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 9421342 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 1558698 # number of nop insts executed
system.cpu.iew.exec_refs 212584480 # number of memory reference insts executed
system.cpu.iew.exec_branches 138500041 # Number of branches executed
system.cpu.iew.exec_stores 62497101 # Number of stores executed
system.cpu.iew.exec_rate 1.640104 # Inst execution rate
system.cpu.iew.wb_sent 651032473 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 646061008 # cumulative count of insts written-back
system.cpu.iew.wb_producers 374768785 # num instructions producing a value
system.cpu.iew.wb_consumers 646479955 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.615476 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.579707 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 189458167 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 2977632 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 7189194 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 365042802 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.564113 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.233409 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 157342257 43.10% 43.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 98505195 26.98% 70.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 33835922 9.27% 79.36% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 18767828 5.14% 84.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 16196095 4.44% 88.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7449740 2.04% 90.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 6969572 1.91% 92.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3172412 0.87% 93.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 22803781 6.25% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 365042802 # Number of insts commited each cycle
system.cpu.commit.committedInsts 506581607 # Number of instructions committed
system.cpu.commit.committedOps 570968167 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 182890032 # Number of memory references committed
system.cpu.commit.loads 126029555 # Number of loads committed
system.cpu.commit.membars 1488542 # Number of memory barriers committed
system.cpu.commit.branches 121548301 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 470727693 # Number of committed integer instructions.
system.cpu.commit.function_calls 9757362 # Number of function calls committed.
system.cpu.commit.bw_lim_events 22803781 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1102658217 # The number of ROB reads
system.cpu.rob.rob_writes 1548511592 # The number of ROB writes
system.cpu.timesIdled 308911 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 7338958 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 505237723 # Number of Instructions Simulated
system.cpu.committedOps 569624283 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 505237723 # Number of Instructions Simulated
system.cpu.cpi 0.791548 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.791548 # CPI: Total CPI of All Threads
system.cpu.ipc 1.263347 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.263347 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3058721385 # number of integer regfile reads
system.cpu.int_regfile_writes 752002162 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 210835812 # number of misc regfile reads
system.cpu.misc_regfile_writes 2977084 # number of misc regfile writes
system.cpu.icache.replacements 15017 # number of replacements
system.cpu.icache.tagsinuse 1100.275071 # Cycle average of tags in use
system.cpu.icache.total_refs 114497128 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 16875 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 6785.014993 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1100.275071 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.537244 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.537244 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 114497128 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 114497128 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 114497128 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 114497128 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 114497128 # number of overall hits
system.cpu.icache.overall_hits::total 114497128 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 21044 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 21044 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 21044 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 21044 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 21044 # number of overall misses
system.cpu.icache.overall_misses::total 21044 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 498168000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 498168000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 498168000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 498168000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 498168000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 498168000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 114518172 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 114518172 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 114518172 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 114518172 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 114518172 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 114518172 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000184 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000184 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000184 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000184 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000184 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000184 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23672.685801 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23672.685801 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 23672.685801 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23672.685801 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 23672.685801 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23672.685801 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 381 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 10 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 38.100000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 4078 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 4078 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 4078 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 4078 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 4078 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 4078 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16966 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 16966 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 16966 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 16966 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 16966 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 16966 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 370390500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 370390500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 370390500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 370390500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 370390500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 370390500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000148 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000148 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000148 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000148 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 21831.339149 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 21831.339149 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 21831.339149 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 21831.339149 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 21831.339149 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 21831.339149 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 115340 # number of replacements
system.cpu.l2cache.tagsinuse 27103.357438 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1781605 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 146589 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 12.153743 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 100678479000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 23035.141201 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 363.560333 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 3704.655904 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.702977 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.011095 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.113057 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.827129 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 13475 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 804570 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 818045 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1111113 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1111113 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 86 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 86 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 247517 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 247517 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 13475 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1052087 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 1065562 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 13475 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1052087 # number of overall hits
system.cpu.l2cache.overall_hits::total 1065562 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3393 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 43422 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 46815 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 6 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 6 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 101299 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 101299 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3393 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 144721 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 148114 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3393 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 144721 # number of overall misses
system.cpu.l2cache.overall_misses::total 148114 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 218124500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2897532500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 3115657000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5229658000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 5229658000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 218124500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 8127190500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 8345315000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 218124500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 8127190500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 8345315000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 16868 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 847992 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 864860 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1111113 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1111113 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 92 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 92 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 348816 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 348816 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 16868 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1196808 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 1213676 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 16868 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1196808 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 1213676 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.201150 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.051206 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.054130 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.065217 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.065217 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.290408 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.290408 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.201150 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.120922 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.122038 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.201150 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.120922 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.122038 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 64286.619511 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 66729.595597 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 66552.536580 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 51625.958795 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 51625.958795 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 64286.619511 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 56157.644709 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 56343.863511 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 64286.619511 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 56157.644709 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 56343.863511 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 97603 # number of writebacks
system.cpu.l2cache.writebacks::total 97603 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 5 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 26 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 5 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 26 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 5 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 26 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3388 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 43401 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 46789 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 6 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 6 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 101299 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 101299 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3388 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 144700 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 148088 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3388 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 144700 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 148088 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 175595014 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2357208396 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2532803410 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 60006 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 60006 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 3964657000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 3964657000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 175595014 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 6321865396 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 6497460410 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 175595014 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 6321865396 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 6497460410 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.200854 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.051181 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.054100 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.065217 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.065217 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.290408 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.290408 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.200854 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.120905 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.122016 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.200854 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.120905 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.122016 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 51828.516529 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 54312.306076 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 54132.454423 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39138.165234 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39138.165234 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 51828.516529 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 43689.463690 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 43875.671290 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 51828.516529 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 43689.463690 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 43875.671290 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1192712 # number of replacements
system.cpu.dcache.tagsinuse 4058.214665 # Cycle average of tags in use
system.cpu.dcache.total_refs 190183804 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1196808 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 158.909202 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 4133508000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4058.214665 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.990775 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.990775 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 136214217 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 136214217 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 50991947 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 50991947 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 1488812 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 1488812 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 1488541 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 1488541 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 187206164 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 187206164 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 187206164 # number of overall hits
system.cpu.dcache.overall_hits::total 187206164 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1696297 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1696297 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 3247359 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 3247359 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 41 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 41 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 4943656 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 4943656 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 4943656 # number of overall misses
system.cpu.dcache.overall_misses::total 4943656 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 26545297500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 26545297500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 57237294950 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 57237294950 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 659000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 659000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 83782592450 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 83782592450 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 83782592450 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 83782592450 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 137910514 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 137910514 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 1488853 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 1488853 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 1488541 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 1488541 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 192149820 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 192149820 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 192149820 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 192149820 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012300 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.012300 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.059871 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.059871 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000028 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000028 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.025728 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.025728 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.025728 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.025728 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 15648.968017 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15648.968017 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17625.798364 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17625.798364 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 16073.170732 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 16073.170732 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 16947.496438 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 16947.496438 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 16947.496438 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 16947.496438 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 18139 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 17902 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 1666 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 610 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 10.887755 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 29.347541 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1111113 # number of writebacks
system.cpu.dcache.writebacks::total 1111113 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 847762 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 847762 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 2898994 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 2898994 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 41 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 41 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 3746756 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 3746756 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 3746756 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 3746756 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 848535 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 848535 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348365 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 348365 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1196900 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1196900 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1196900 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1196900 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 11831456500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 11831456500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 8103165495 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 8103165495 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 19934621995 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 19934621995 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 19934621995 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 19934621995 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006153 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006153 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006423 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006423 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006229 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.006229 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006229 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.006229 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 13943.392435 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 13943.392435 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 23260.561466 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 23260.561466 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 16655.210957 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16655.210957 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 16655.210957 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16655.210957 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|