blob: 0b0da80ad2878e3b099b452f9bdc8220fe582ba9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.201821 # Number of seconds simulated
sim_ticks 201820850500 # Number of ticks simulated
final_tick 201820850500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 158073 # Simulator instruction rate (inst/s)
host_op_rate 178071 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 62682331 # Simulator tick rate (ticks/s)
host_mem_usage 261124 # Number of bytes of host memory used
host_seconds 3219.74 # Real time elapsed on the host
sim_insts 508955148 # Number of instructions simulated
sim_ops 573341708 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 219776 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10015744 # Number of bytes read from this memory
system.physmem.bytes_read::total 10235520 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 219776 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 219776 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 6680640 # Number of bytes written to this memory
system.physmem.bytes_written::total 6680640 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 3434 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 156496 # Number of read requests responded to by this memory
system.physmem.num_reads::total 159930 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 104385 # Number of write requests responded to by this memory
system.physmem.num_writes::total 104385 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 1088966 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 49626904 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 50715870 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 1088966 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 1088966 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 33101833 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 33101833 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 33101833 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 1088966 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 49626904 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 83817702 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 159931 # Total number of read requests seen
system.physmem.writeReqs 104385 # Total number of write requests seen
system.physmem.cpureqs 264320 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 10235520 # Total number of bytes read from memory
system.physmem.bytesWritten 6680640 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 10235520 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 6680640 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 186 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 4 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 9715 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 10028 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 9563 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 9185 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 9586 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 9626 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 9845 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 10204 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 9902 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 11404 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 10776 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 10740 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 9984 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 9763 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 9956 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 9468 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 6164 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 6588 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 6206 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 6224 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 6375 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 6383 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 6446 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 6854 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 6435 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 7038 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 6926 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 6925 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 6680 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 6603 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 6451 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 6087 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 201820829500 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 159931 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 104385 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 4 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 148144 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 10717 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 754 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 102 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 21 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 6 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 4524 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 4539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 4538 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 15 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 1228593768 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 4610173768 # Sum of mem lat for all requests
system.physmem.totBusLat 638980000 # Total cycles spent in databus access
system.physmem.totBankLat 2742600000 # Total cycles spent in bank access
system.physmem.avgQLat 7690.97 # Average queueing delay per request
system.physmem.avgBankLat 17168.61 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 28859.58 # Average memory access latency
system.physmem.avgRdBW 50.72 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 33.10 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 50.72 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 33.10 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.52 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.02 # Average read queue length over time
system.physmem.avgWrQLen 8.69 # Average write queue length over time
system.physmem.readRowHits 136302 # Number of row buffer hits during reads
system.physmem.writeRowHits 64360 # Number of row buffer hits during writes
system.physmem.readRowHitRate 85.32 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 61.66 # Row buffer hit rate for writes
system.physmem.avgGap 763558.88 # Average gap between requests
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 548 # Number of system calls
system.cpu.numCycles 403641702 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 183652385 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 143319168 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 7791559 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 98117243 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 90149856 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 12789076 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 115438 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 119026376 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 771196614 # Number of instructions fetch has processed
system.cpu.fetch.Branches 183652385 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 102938932 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 173108927 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 37044032 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 80186575 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 15 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 394 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 114778688 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 2637185 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 400780006 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.162952 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 2.978630 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 227683870 56.81% 56.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 14342886 3.58% 60.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 23399081 5.84% 66.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 22963566 5.73% 71.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 20939416 5.22% 77.18% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 13281175 3.31% 80.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 13284797 3.31% 83.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 12117870 3.02% 86.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 52767345 13.17% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 400780006 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.454989 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.910597 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 129077693 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 74884830 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 163721203 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 4713887 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 28382393 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 26602700 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 78428 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 842461319 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 313133 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 28382393 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 136940970 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 4647966 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 57066662 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 160444938 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 13297077 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 812260436 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 946 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2860927 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 6878465 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 58 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 967590618 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3556107711 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3556106126 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1585 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 672200171 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 295390447 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 3042631 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 3042626 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 43966533 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 172435046 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 75040987 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 27084528 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 14183257 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 762885569 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 4467405 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 672287055 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1597234 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 191943939 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 493452075 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 746288 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 400780006 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.677447 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.741326 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 142470034 35.55% 35.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 73884527 18.44% 53.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 68392945 17.06% 71.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 53248174 13.29% 84.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 32249720 8.05% 92.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 16393621 4.09% 96.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 9384825 2.34% 98.81% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3453099 0.86% 99.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 1303061 0.33% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 400780006 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 434732 4.35% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 4.35% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 6807090 68.10% 72.45% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 2754377 27.55% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 451597333 67.17% 67.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 385890 0.06% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 116 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 3 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 67.23% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 155180120 23.08% 90.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 65123593 9.69% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 672287055 # Type of FU issued
system.cpu.iq.rate 1.665554 # Inst issue rate
system.cpu.iq.fu_busy_cnt 9996199 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.014869 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 1756947282 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 960099456 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 651370563 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 267 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 364 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 16 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 682283119 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 135 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 8423591 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 45662006 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 43583 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 806705 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 17437025 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 19460 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 290 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 28382393 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1656439 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 73515 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 768921673 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1234448 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 172435046 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 75040987 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 2978685 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 37777 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4191 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 806705 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 4752820 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 4170938 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 8923758 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 661908420 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 151549628 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 10378635 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 1568699 # number of nop insts executed
system.cpu.iew.exec_refs 215209256 # number of memory reference insts executed
system.cpu.iew.exec_branches 139387977 # Number of branches executed
system.cpu.iew.exec_stores 63659628 # Number of stores executed
system.cpu.iew.exec_rate 1.639842 # Inst execution rate
system.cpu.iew.wb_sent 656622179 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 651370579 # cumulative count of insts written-back
system.cpu.iew.wb_producers 376034680 # num instructions producing a value
system.cpu.iew.wb_consumers 649424114 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.613735 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.579028 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 194250034 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 3721117 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 7716233 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 372397614 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.543204 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.198347 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 159514435 42.83% 42.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 102731237 27.59% 70.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 34442629 9.25% 79.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 18453291 4.96% 84.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 17522832 4.71% 89.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7762690 2.08% 91.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 6910466 1.86% 93.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3138622 0.84% 94.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 21921412 5.89% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 372397614 # Number of insts commited each cycle
system.cpu.commit.committedInsts 510299032 # Number of instructions committed
system.cpu.commit.committedOps 574685592 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 184377002 # Number of memory references committed
system.cpu.commit.loads 126773040 # Number of loads committed
system.cpu.commit.membars 1488542 # Number of memory barriers committed
system.cpu.commit.branches 122291786 # Number of branches committed
system.cpu.commit.fp_insts 16 # Number of committed floating point instructions.
system.cpu.commit.int_insts 473701633 # Number of committed integer instructions.
system.cpu.commit.function_calls 9757362 # Number of function calls committed.
system.cpu.commit.bw_lim_events 21921412 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1119404690 # The number of ROB reads
system.cpu.rob.rob_writes 1566395163 # The number of ROB writes
system.cpu.timesIdled 33245 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 2861696 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 508955148 # Number of Instructions Simulated
system.cpu.committedOps 573341708 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 508955148 # Number of Instructions Simulated
system.cpu.cpi 0.793079 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.793079 # CPI: Total CPI of All Threads
system.cpu.ipc 1.260908 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.260908 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3088491950 # number of integer regfile reads
system.cpu.int_regfile_writes 759517885 # number of integer regfile writes
system.cpu.fp_regfile_reads 16 # number of floating regfile reads
system.cpu.misc_regfile_reads 999182003 # number of misc regfile reads
system.cpu.misc_regfile_writes 4464054 # number of misc regfile writes
system.cpu.icache.replacements 15774 # number of replacements
system.cpu.icache.tagsinuse 1094.155149 # Cycle average of tags in use
system.cpu.icache.total_refs 114759358 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 17633 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 6508.215165 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1094.155149 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.534255 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.534255 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 114759358 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 114759358 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 114759358 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 114759358 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 114759358 # number of overall hits
system.cpu.icache.overall_hits::total 114759358 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 19330 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 19330 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 19330 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 19330 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 19330 # number of overall misses
system.cpu.icache.overall_misses::total 19330 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 255186500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 255186500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 255186500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 255186500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 255186500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 255186500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 114778688 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 114778688 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 114778688 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 114778688 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 114778688 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 114778688 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000168 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000168 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000168 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000168 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000168 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000168 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13201.577858 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13201.577858 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13201.577858 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13201.577858 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13201.577858 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13201.577858 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1645 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1645 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1645 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1645 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1645 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1645 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 17685 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 17685 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 17685 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 17685 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 17685 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 17685 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 170616000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 170616000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 170616000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 170616000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 170616000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 170616000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000154 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000154 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000154 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000154 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000154 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000154 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 9647.497880 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 9647.497880 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 9647.497880 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 9647.497880 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 9647.497880 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 9647.497880 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1187152 # number of replacements
system.cpu.dcache.tagsinuse 4054.331998 # Cycle average of tags in use
system.cpu.dcache.total_refs 194883287 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1191248 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 163.595899 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 4629867000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4054.331998 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.989827 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.989827 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 137481946 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 137481946 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 52936216 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 52936216 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 2233002 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 2233002 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 2232026 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 2232026 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 190418162 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 190418162 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 190418162 # number of overall hits
system.cpu.dcache.overall_hits::total 190418162 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1200073 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1200073 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1303090 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1303090 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 42 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 42 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 2503163 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2503163 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2503163 # number of overall misses
system.cpu.dcache.overall_misses::total 2503163 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 10102287000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 10102287000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 23193721000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 23193721000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 570000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 570000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 33296008000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 33296008000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 33296008000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 33296008000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 138682019 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 138682019 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 54239306 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 54239306 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 2233044 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 2233044 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 2232026 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 2232026 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 192921325 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 192921325 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 192921325 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 192921325 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.008653 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.008653 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.024025 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.024025 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000019 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000019 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.012975 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.012975 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.012975 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.012975 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 8418.060401 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 8418.060401 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 17799.016952 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 17799.016952 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 13571.428571 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13571.428571 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 13301.574049 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13301.574049 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 13301.574049 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13301.574049 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 2849 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 85 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 33.517647 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1101655 # number of writebacks
system.cpu.dcache.writebacks::total 1101655 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 356968 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 356968 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 954898 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 954898 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 42 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 42 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1311866 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1311866 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1311866 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1311866 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 843105 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 843105 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 348192 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 348192 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1191297 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1191297 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1191297 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1191297 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3721993000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 3721993000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3861767000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3861767000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 7583760000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 7583760000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 7583760000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 7583760000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006079 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006079 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006420 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006420 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006175 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.006175 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006175 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.006175 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 4414.625699 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 4414.625699 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11090.912485 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11090.912485 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 6365.969192 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 6365.969192 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 6365.969192 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 6365.969192 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 128756 # number of replacements
system.cpu.l2cache.tagsinuse 26481.749428 # Cycle average of tags in use
system.cpu.l2cache.total_refs 1725200 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 159985 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 10.783511 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 105019230500 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 22651.783337 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 310.174210 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 3519.791881 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.691278 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.009466 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.107416 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.808159 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 14188 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 789496 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 803684 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1101655 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1101655 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 45 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 45 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 245235 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 245235 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 14188 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 1034731 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 1048919 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 14188 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 1034731 # number of overall hits
system.cpu.l2cache.overall_hits::total 1048919 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3445 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 53061 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 56506 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 4 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 4 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 103456 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 103456 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3445 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 156517 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 159962 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3445 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 156517 # number of overall misses
system.cpu.l2cache.overall_misses::total 159962 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 138047000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2057062000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 2195109000 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 4500 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 4500 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 3269316500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 3269316500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 138047000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 5326378500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 5464425500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 138047000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 5326378500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 5464425500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 17633 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 842557 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 860190 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1101655 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1101655 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 49 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 49 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 348691 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 348691 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 17633 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1191248 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 1208881 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 17633 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1191248 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 1208881 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.195372 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.062976 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.065690 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.081633 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.081633 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.296698 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.296698 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.195372 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.131389 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.132322 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.195372 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.131389 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.132322 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 40071.698113 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 38767.870941 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 38847.361342 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 1125 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 1125 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 31601.033290 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 31601.033290 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 40071.698113 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34030.670790 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34160.772558 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 40071.698113 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34030.670790 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34160.772558 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 104385 # number of writebacks
system.cpu.l2cache.writebacks::total 104385 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 10 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 31 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 31 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 10 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 31 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3435 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 53040 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 56475 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 4 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 4 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 103456 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 103456 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3435 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 156496 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 159931 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3435 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 156496 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 159931 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 125122230 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1856378132 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1981500362 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 4004 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 4004 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2883433623 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2883433623 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 125122230 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 4739811755 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 4864933985 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 125122230 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 4739811755 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 4864933985 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.194805 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.062951 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.065654 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.081633 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.081633 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.296698 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.296698 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.194805 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.131371 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.132297 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.194805 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.131371 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.132297 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 36425.685590 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 34999.587707 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 35086.327791 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 1001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 1001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 27871.110646 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 27871.110646 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 36425.685590 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 30287.111204 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 30418.955581 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 36425.685590 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 30287.111204 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 30418.955581 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|