summaryrefslogtreecommitdiff
path: root/tests/long/se/20.parser/ref/arm/linux/simple-atomic/stats.txt
blob: 30c0da648ffe00fa00e68901f1b42c7675c95679 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.279361                      
sim_ticks                                279360903000                      
final_tick                               279360903000                      
sim_freq                                 1000000000000                      
host_inst_rate                                 937755                      
host_op_rate                                  1015713                      
host_tick_rate                              517139598                      
host_mem_usage                                 274756                      
host_seconds                                   540.20                      
sim_insts                                   506578818                      
sim_ops                                     548692039                      
system.voltage_domain.voltage                       1                      
system.clk_domain.clock                          1000                      
system.physmem.pwrStateResidencyTicks::UNDEFINED 279360903000                      
system.physmem.bytes_read::cpu.inst        2066434344                      
system.physmem.bytes_read::cpu.data         422848347                      
system.physmem.bytes_read::total           2489282691                      
system.physmem.bytes_inst_read::cpu.inst   2066434344                      
system.physmem.bytes_inst_read::total      2066434344                      
system.physmem.bytes_written::cpu.data      216066596                      
system.physmem.bytes_written::total         216066596                      
system.physmem.num_reads::cpu.inst          516608586                      
system.physmem.num_reads::cpu.data          115590054                      
system.physmem.num_reads::total             632198640                      
system.physmem.num_writes::cpu.data          55727590                      
system.physmem.num_writes::total             55727590                      
system.physmem.bw_read::cpu.inst           7397006245                      
system.physmem.bw_read::cpu.data           1513627506                      
system.physmem.bw_read::total              8910633751                      
system.physmem.bw_inst_read::cpu.inst      7397006245                      
system.physmem.bw_inst_read::total         7397006245                      
system.physmem.bw_write::cpu.data           773431764                      
system.physmem.bw_write::total              773431764                      
system.physmem.bw_total::cpu.inst          7397006245                      
system.physmem.bw_total::cpu.data          2287059270                      
system.physmem.bw_total::total             9684065515                      
system.pwrStateResidencyTicks::UNDEFINED 279360903000                      
system.cpu_clk_domain.clock                       500                      
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 279360903000                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                      
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                      
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                      
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                      
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                      
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                      
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                      
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                      
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                      
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                      
system.cpu.dstage2_mmu.stage2_tlb.hits              0                      
system.cpu.dstage2_mmu.stage2_tlb.misses            0                      
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                      
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 279360903000                      
system.cpu.dtb.walker.walks                         0                      
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.dtb.walker.walkRequestOrigin::total            0                      
system.cpu.dtb.inst_hits                            0                      
system.cpu.dtb.inst_misses                          0                      
system.cpu.dtb.read_hits                            0                      
system.cpu.dtb.read_misses                          0                      
system.cpu.dtb.write_hits                           0                      
system.cpu.dtb.write_misses                         0                      
system.cpu.dtb.flush_tlb                            0                      
system.cpu.dtb.flush_tlb_mva                        0                      
system.cpu.dtb.flush_tlb_mva_asid                   0                      
system.cpu.dtb.flush_tlb_asid                       0                      
system.cpu.dtb.flush_entries                        0                      
system.cpu.dtb.align_faults                         0                      
system.cpu.dtb.prefetch_faults                      0                      
system.cpu.dtb.domain_faults                        0                      
system.cpu.dtb.perms_faults                         0                      
system.cpu.dtb.read_accesses                        0                      
system.cpu.dtb.write_accesses                       0                      
system.cpu.dtb.inst_accesses                        0                      
system.cpu.dtb.hits                                 0                      
system.cpu.dtb.misses                               0                      
system.cpu.dtb.accesses                             0                      
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 279360903000                      
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                      
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                      
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                      
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                      
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                      
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                      
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                      
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                      
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                      
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                      
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                      
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                      
system.cpu.istage2_mmu.stage2_tlb.hits              0                      
system.cpu.istage2_mmu.stage2_tlb.misses            0                      
system.cpu.istage2_mmu.stage2_tlb.accesses            0                      
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 279360903000                      
system.cpu.itb.walker.walks                         0                      
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                      
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                      
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                      
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                      
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                      
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                      
system.cpu.itb.walker.walkRequestOrigin::total            0                      
system.cpu.itb.inst_hits                            0                      
system.cpu.itb.inst_misses                          0                      
system.cpu.itb.read_hits                            0                      
system.cpu.itb.read_misses                          0                      
system.cpu.itb.write_hits                           0                      
system.cpu.itb.write_misses                         0                      
system.cpu.itb.flush_tlb                            0                      
system.cpu.itb.flush_tlb_mva                        0                      
system.cpu.itb.flush_tlb_mva_asid                   0                      
system.cpu.itb.flush_tlb_asid                       0                      
system.cpu.itb.flush_entries                        0                      
system.cpu.itb.align_faults                         0                      
system.cpu.itb.prefetch_faults                      0                      
system.cpu.itb.domain_faults                        0                      
system.cpu.itb.perms_faults                         0                      
system.cpu.itb.read_accesses                        0                      
system.cpu.itb.write_accesses                       0                      
system.cpu.itb.inst_accesses                        0                      
system.cpu.itb.hits                                 0                      
system.cpu.itb.misses                               0                      
system.cpu.itb.accesses                             0                      
system.cpu.workload.numSyscalls                   548                      
system.cpu.pwrStateResidencyTicks::ON    279360903000                      
system.cpu.numCycles                        558721807                      
system.cpu.numWorkItemsStarted                      0                      
system.cpu.numWorkItemsCompleted                    0                      
system.cpu.committedInsts                   506578818                      
system.cpu.committedOps                     548692039                      
system.cpu.num_int_alu_accesses             448447005                      
system.cpu.num_fp_alu_accesses                     16                      
system.cpu.num_func_calls                    19311615                      
system.cpu.num_conditional_control_insts     90670594                      
system.cpu.num_int_insts                    448447005                      
system.cpu.num_fp_insts                            16                      
system.cpu.num_int_register_reads           749023721                      
system.cpu.num_int_register_writes          289993515                      
system.cpu.num_fp_register_reads                   16                      
system.cpu.num_fp_register_writes                   0                      
system.cpu.num_cc_register_reads           1634221880                      
system.cpu.num_cc_register_writes           344062197                      
system.cpu.num_mem_refs                     172743505                      
system.cpu.num_load_insts                   115883283                      
system.cpu.num_store_insts                   56860222                      
system.cpu.num_idle_cycles                          0                      
system.cpu.num_busy_cycles                  558721807                      
system.cpu.not_idle_fraction                        1                      
system.cpu.idle_fraction                            0                      
system.cpu.Branches                         121552863                      
system.cpu.op_class::No_OpClass                     0      0.00%      0.00%
system.cpu.op_class::IntAlu                 375609862     68.46%     68.46%
system.cpu.op_class::IntMult                   339219      0.06%     68.52%
system.cpu.op_class::IntDiv                         0      0.00%     68.52%
system.cpu.op_class::FloatAdd                       0      0.00%     68.52%
system.cpu.op_class::FloatCmp                       0      0.00%     68.52%
system.cpu.op_class::FloatCvt                       0      0.00%     68.52%
system.cpu.op_class::FloatMult                      0      0.00%     68.52%
system.cpu.op_class::FloatMultAcc                   0      0.00%     68.52%
system.cpu.op_class::FloatDiv                       0      0.00%     68.52%
system.cpu.op_class::FloatMisc                      0      0.00%     68.52%
system.cpu.op_class::FloatSqrt                      0      0.00%     68.52%
system.cpu.op_class::SimdAdd                        0      0.00%     68.52%
system.cpu.op_class::SimdAddAcc                     0      0.00%     68.52%
system.cpu.op_class::SimdAlu                        0      0.00%     68.52%
system.cpu.op_class::SimdCmp                        0      0.00%     68.52%
system.cpu.op_class::SimdCvt                        0      0.00%     68.52%
system.cpu.op_class::SimdMisc                       0      0.00%     68.52%
system.cpu.op_class::SimdMult                       0      0.00%     68.52%
system.cpu.op_class::SimdMultAcc                    0      0.00%     68.52%
system.cpu.op_class::SimdShift                      0      0.00%     68.52%
system.cpu.op_class::SimdShiftAcc                   0      0.00%     68.52%
system.cpu.op_class::SimdSqrt                       0      0.00%     68.52%
system.cpu.op_class::SimdFloatAdd                   0      0.00%     68.52%
system.cpu.op_class::SimdFloatAlu                   0      0.00%     68.52%
system.cpu.op_class::SimdFloatCmp                   0      0.00%     68.52%
system.cpu.op_class::SimdFloatCvt                   0      0.00%     68.52%
system.cpu.op_class::SimdFloatDiv                   0      0.00%     68.52%
system.cpu.op_class::SimdFloatMisc                  3      0.00%     68.52%
system.cpu.op_class::SimdFloatMult                  0      0.00%     68.52%
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     68.52%
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     68.52%
system.cpu.op_class::MemRead                115883283     21.12%     89.64%
system.cpu.op_class::MemWrite                56860206     10.36%    100.00%
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00%
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00%
system.cpu.op_class::IprAccess                      0      0.00%    100.00%
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00%
system.cpu.op_class::total                  548692589                      
system.membus.snoop_filter.tot_requests             0                      
system.membus.snoop_filter.hit_single_requests            0                      
system.membus.snoop_filter.hit_multi_requests            0                      
system.membus.snoop_filter.tot_snoops               0                      
system.membus.snoop_filter.hit_single_snoops            0                      
system.membus.snoop_filter.hit_multi_snoops            0                      
system.membus.pwrStateResidencyTicks::UNDEFINED 279360903000                      
system.membus.trans_dist::ReadReq           630707528                      
system.membus.trans_dist::ReadResp          632196069                      
system.membus.trans_dist::WriteReq           54239049                      
system.membus.trans_dist::WriteResp          54239049                      
system.membus.trans_dist::SoftPFReq              2571                      
system.membus.trans_dist::SoftPFResp             2571                      
system.membus.trans_dist::LoadLockedReq       1488541                      
system.membus.trans_dist::StoreCondReq        1488541                      
system.membus.trans_dist::StoreCondResp       1488541                      
system.membus.pkt_count_system.cpu.icache_port::system.physmem.port   1033217172                      
system.membus.pkt_count_system.cpu.dcache_port::system.physmem.port    342635288                      
system.membus.pkt_count::total             1375852460                      
system.membus.pkt_size_system.cpu.icache_port::system.physmem.port   2066434344                      
system.membus.pkt_size_system.cpu.dcache_port::system.physmem.port    638914943                      
system.membus.pkt_size::total              2705349287                      
system.membus.snoops                                0                      
system.membus.snoopTraffic                          0                      
system.membus.snoop_fanout::samples         687926230                      
system.membus.snoop_fanout::mean                    0                      
system.membus.snoop_fanout::stdev                   0                      
system.membus.snoop_fanout::underflows              0      0.00%      0.00%
system.membus.snoop_fanout::0               687926230    100.00%    100.00%
system.membus.snoop_fanout::1                       0      0.00%    100.00%
system.membus.snoop_fanout::overflows               0      0.00%    100.00%
system.membus.snoop_fanout::min_value               0                      
system.membus.snoop_fanout::max_value               0                      
system.membus.snoop_fanout::total           687926230                      

---------- End Simulation Statistics   ----------