blob: 006ced44c4a8480b568b2396bcf536dc4629a742 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.417324 # Number of seconds simulated
sim_ticks 417323825000 # Number of ticks simulated
final_tick 417323825000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 76614 # Simulator instruction rate (inst/s)
host_op_rate 141668 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 38666922 # Simulator tick rate (ticks/s)
host_mem_usage 422964 # Number of bytes of host memory used
host_seconds 10792.79 # Real time elapsed on the host
sim_insts 826877109 # Number of instructions simulated
sim_ops 1528988701 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 221888 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 24526784 # Number of bytes read from this memory
system.physmem.bytes_read::total 24748672 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 221888 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 221888 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 18880512 # Number of bytes written to this memory
system.physmem.bytes_written::total 18880512 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 3467 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 383231 # Number of read requests responded to by this memory
system.physmem.num_reads::total 386698 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 295008 # Number of write requests responded to by this memory
system.physmem.num_writes::total 295008 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 531693 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 58771588 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 59303281 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 531693 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 531693 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 45241874 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 45241874 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 45241874 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 531693 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 58771588 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 104545155 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 386699 # Number of read requests accepted
system.physmem.writeReqs 295008 # Number of write requests accepted
system.physmem.readBursts 386699 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 295008 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 24728192 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 20544 # Total number of bytes read from write queue
system.physmem.bytesWritten 18879296 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 24748736 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 18880512 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 321 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 180081 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 24055 # Per bank write bursts
system.physmem.perBankRdBursts::1 26417 # Per bank write bursts
system.physmem.perBankRdBursts::2 24752 # Per bank write bursts
system.physmem.perBankRdBursts::3 24603 # Per bank write bursts
system.physmem.perBankRdBursts::4 23500 # Per bank write bursts
system.physmem.perBankRdBursts::5 23758 # Per bank write bursts
system.physmem.perBankRdBursts::6 24527 # Per bank write bursts
system.physmem.perBankRdBursts::7 24383 # Per bank write bursts
system.physmem.perBankRdBursts::8 23721 # Per bank write bursts
system.physmem.perBankRdBursts::9 23953 # Per bank write bursts
system.physmem.perBankRdBursts::10 24767 # Per bank write bursts
system.physmem.perBankRdBursts::11 24050 # Per bank write bursts
system.physmem.perBankRdBursts::12 23223 # Per bank write bursts
system.physmem.perBankRdBursts::13 22939 # Per bank write bursts
system.physmem.perBankRdBursts::14 23841 # Per bank write bursts
system.physmem.perBankRdBursts::15 23889 # Per bank write bursts
system.physmem.perBankWrBursts::0 18611 # Per bank write bursts
system.physmem.perBankWrBursts::1 19931 # Per bank write bursts
system.physmem.perBankWrBursts::2 18984 # Per bank write bursts
system.physmem.perBankWrBursts::3 19009 # Per bank write bursts
system.physmem.perBankWrBursts::4 18160 # Per bank write bursts
system.physmem.perBankWrBursts::5 18503 # Per bank write bursts
system.physmem.perBankWrBursts::6 19127 # Per bank write bursts
system.physmem.perBankWrBursts::7 19088 # Per bank write bursts
system.physmem.perBankWrBursts::8 18673 # Per bank write bursts
system.physmem.perBankWrBursts::9 18215 # Per bank write bursts
system.physmem.perBankWrBursts::10 18882 # Per bank write bursts
system.physmem.perBankWrBursts::11 17760 # Per bank write bursts
system.physmem.perBankWrBursts::12 17391 # Per bank write bursts
system.physmem.perBankWrBursts::13 16992 # Per bank write bursts
system.physmem.perBankWrBursts::14 17797 # Per bank write bursts
system.physmem.perBankWrBursts::15 17866 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 417323799500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 386699 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 295008 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 381383 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 4594 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 347 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 45 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 8 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 6172 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 6563 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 16946 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 17532 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 17611 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 17646 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 17660 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 17671 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 17727 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 17680 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 17724 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 17667 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 17725 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 17729 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 17716 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 17891 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 17608 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 17539 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 34 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 20 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 18 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 17 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 7 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 9 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 11 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 8 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 6 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 6 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 4 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 147629 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 295.379146 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 174.175505 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 323.147871 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 54960 37.23% 37.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 40188 27.22% 64.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 13639 9.24% 73.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 7424 5.03% 78.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 5455 3.70% 82.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 3764 2.55% 84.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 3071 2.08% 87.04% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 2858 1.94% 88.98% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 16270 11.02% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 147629 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 17513 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 22.062182 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 217.829565 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 17502 99.94% 99.94% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 5 0.03% 99.97% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 2 0.01% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::3072-4095 2 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::8192-9215 1 0.01% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::26624-27647 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 17513 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 17513 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.844002 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.773318 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 2.551993 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16-19 17314 98.86% 98.86% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20-23 155 0.89% 99.75% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24-27 21 0.12% 99.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::28-31 6 0.03% 99.90% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::32-35 2 0.01% 99.91% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::36-39 1 0.01% 99.92% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::40-43 1 0.01% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::44-47 1 0.01% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::48-51 1 0.01% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::56-59 1 0.01% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::60-63 1 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::64-67 1 0.01% 99.95% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::76-79 3 0.02% 99.97% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::88-91 1 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::100-103 1 0.01% 99.98% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::104-107 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::128-131 1 0.01% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::212-215 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 17513 # Writes before turning the bus around for reads
system.physmem.totQLat 4300618500 # Total ticks spent queuing
system.physmem.totMemAccLat 11545206000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 1931890000 # Total ticks spent in databus transfers
system.physmem.avgQLat 11130.60 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 29880.60 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 59.25 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 45.24 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 59.30 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 45.24 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.82 # Data bus utilization in percentage
system.physmem.busUtilRead 0.46 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.35 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.07 # Average read queue length when enqueuing
system.physmem.avgWrQLen 21.00 # Average write queue length when enqueuing
system.physmem.readRowHits 317874 # Number of row buffer hits during reads
system.physmem.writeRowHits 215852 # Number of row buffer hits during writes
system.physmem.readRowHitRate 82.27 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 73.17 # Row buffer hit rate for writes
system.physmem.avgGap 612174.73 # Average gap between requests
system.physmem.pageHitRate 78.33 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 570560760 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 311317875 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1528644000 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 980994240 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 27257290320 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 63561829455 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 194635950000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 288846586650 # Total energy per rank (pJ)
system.physmem_0.averagePower 692.146686 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 323236196500 # Time in different power states
system.physmem_0.memoryStateTime::REF 13935220000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 80148928000 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 545174280 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 297466125 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1484550600 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 930119760 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 27257290320 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 61656237945 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 196307521500 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 288478360530 # Total energy per rank (pJ)
system.physmem_1.averagePower 691.264327 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 326031468000 # Time in different power states
system.physmem_1.memoryStateTime::REF 13935220000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 77353227000 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 230120124 # Number of BP lookups
system.cpu.branchPred.condPredicted 230120124 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 9741646 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 131513055 # Number of BTB lookups
system.cpu.branchPred.BTBHits 128786829 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 97.927030 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 27739147 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 1463012 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.apic_clk_domain.clock 8000 # Clock period in ticks
system.cpu.workload.num_syscalls 551 # Number of system calls
system.cpu.numCycles 834647651 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 185096274 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1269602877 # Number of instructions fetch has processed
system.cpu.fetch.Branches 230120124 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 156525976 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 638307116 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 20224511 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 639 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 100012 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 833716 # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles 1915 # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles 31 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 179459099 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 2721692 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 3 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 834451958 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.829961 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.382848 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 426852909 51.15% 51.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 33715610 4.04% 55.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 32892830 3.94% 59.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 33305005 3.99% 63.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 27242772 3.26% 66.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 27641402 3.31% 69.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 36945158 4.43% 74.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 33649224 4.03% 78.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 182207048 21.84% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 834451958 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.275709 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.521124 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 127587811 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 374925225 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 240353691 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 81472976 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 10112255 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2225425956 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 10112255 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 159677255 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 160058551 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 39626 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 285629824 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 218934447 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2175227654 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 170665 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 136328480 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 24447137 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 48120492 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 2279418477 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 5501057674 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3499101319 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 56739 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1614040854 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 665377623 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 3066 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 2844 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 415220487 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 528394625 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 209862852 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 239450332 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 72333056 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2101172761 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 24579 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1826985981 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 402337 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 572208639 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 974074914 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 24027 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 834451958 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.189444 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.072473 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 254736575 30.53% 30.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 125901135 15.09% 45.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 118815950 14.24% 59.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 111124108 13.32% 73.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 92771713 11.12% 84.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 61563159 7.38% 91.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 42999654 5.15% 96.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 19137261 2.29% 99.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 7402403 0.89% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 834451958 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 11322518 42.52% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 42.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 12255135 46.02% 88.54% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 3050589 11.46% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 2712800 0.15% 0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1211272172 66.30% 66.45% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 389805 0.02% 66.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 3881039 0.21% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 137 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 32 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 438 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.68% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 435030017 23.81% 90.49% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 173699541 9.51% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1826985981 # Type of FU issued
system.cpu.iq.rate 2.188931 # Inst issue rate
system.cpu.iq.fu_busy_cnt 26628242 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.014575 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 4515421528 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2673667500 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1796912005 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 32971 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 71974 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 7278 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1850886131 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 15292 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 185461351 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 144294331 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 211814 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 387366 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 60702666 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 19327 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 950 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 10112255 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 107154683 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 6211386 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2101197340 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 397432 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 528396488 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 209862852 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 7002 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1904351 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 3415285 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 387366 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 5743309 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 4569592 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 10312901 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1805578475 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 428811991 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 21407506 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 599002530 # number of memory reference insts executed
system.cpu.iew.exec_branches 171769662 # Number of branches executed
system.cpu.iew.exec_stores 170190539 # Number of stores executed
system.cpu.iew.exec_rate 2.163282 # Inst execution rate
system.cpu.iew.wb_sent 1802166704 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1796919283 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1367983867 # num instructions producing a value
system.cpu.iew.wb_consumers 2090000543 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.152908 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.654538 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 572288056 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 552 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 9830946 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 756741018 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.020491 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.547218 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 287828080 38.04% 38.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 175419007 23.18% 61.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 57379319 7.58% 68.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 86339033 11.41% 80.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 27139206 3.59% 83.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 27087573 3.58% 87.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 9812181 1.30% 88.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 8966770 1.18% 89.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 76769849 10.14% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 756741018 # Number of insts commited each cycle
system.cpu.commit.committedInsts 826877109 # Number of instructions committed
system.cpu.commit.committedOps 1528988701 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 533262343 # Number of memory references committed
system.cpu.commit.loads 384102157 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 149758583 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1526605509 # Number of committed integer instructions.
system.cpu.commit.function_calls 17673145 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 1819099 0.12% 0.12% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 989721889 64.73% 64.85% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 306834 0.02% 64.87% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 3878536 0.25% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 65.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 384102157 25.12% 90.24% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 149160186 9.76% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 1528988701 # Class of committed instruction
system.cpu.commit.bw_lim_events 76769849 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 2781247926 # The number of ROB reads
system.cpu.rob.rob_writes 4280452547 # The number of ROB writes
system.cpu.timesIdled 2275 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 195693 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 826877109 # Number of Instructions Simulated
system.cpu.committedOps 1528988701 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 1.009397 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.009397 # CPI: Total CPI of All Threads
system.cpu.ipc 0.990690 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.990690 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 2761982517 # number of integer regfile reads
system.cpu.int_regfile_writes 1465067529 # number of integer regfile writes
system.cpu.fp_regfile_reads 7617 # number of floating regfile reads
system.cpu.fp_regfile_writes 536 # number of floating regfile writes
system.cpu.cc_regfile_reads 600891140 # number of cc regfile reads
system.cpu.cc_regfile_writes 409637891 # number of cc regfile writes
system.cpu.misc_regfile_reads 990175822 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.dcache.tags.replacements 2534314 # number of replacements
system.cpu.dcache.tags.tagsinuse 4088.022771 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 387877466 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 2538410 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 152.803316 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 1679458500 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4088.022771 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.998052 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.998052 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 29 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 25 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 875 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 3167 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 784886120 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 784886120 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 239229080 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 239229080 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 148188693 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 148188693 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 387417773 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 387417773 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 387417773 # number of overall hits
system.cpu.dcache.overall_hits::total 387417773 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2784573 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2784573 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 971509 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 971509 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 3756082 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 3756082 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 3756082 # number of overall misses
system.cpu.dcache.overall_misses::total 3756082 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 59403884000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 59403884000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 30555866498 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 30555866498 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 89959750498 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 89959750498 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 89959750498 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 89959750498 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 242013653 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 242013653 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 149160202 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 149160202 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 391173855 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 391173855 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 391173855 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 391173855 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011506 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.011506 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006513 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.006513 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.009602 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.009602 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.009602 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.009602 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 21333.211232 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21333.211232 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31451.964416 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31451.964416 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 23950.422408 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23950.422408 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 23950.422408 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23950.422408 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 11511 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 19 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 1175 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.796596 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 9.500000 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 2332789 # number of writebacks
system.cpu.dcache.writebacks::total 2332789 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1016577 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 1016577 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 19222 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 19222 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1035799 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1035799 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1035799 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1035799 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1767996 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1767996 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 952287 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 952287 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2720283 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2720283 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2720283 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2720283 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 33610922500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 33610922500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 29353562500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 29353562500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 62964485000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 62964485000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 62964485000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 62964485000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.007305 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.007305 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006384 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006384 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006954 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.006954 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006954 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.006954 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19010.745782 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19010.745782 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 30824.281440 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 30824.281440 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 23146.299484 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23146.299484 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 23146.299484 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23146.299484 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 6923 # number of replacements
system.cpu.icache.tags.tagsinuse 1052.839931 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 179263061 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 8530 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 21015.599179 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1052.839931 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.514082 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.514082 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1607 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 63 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 20 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 42 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 311 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 1171 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.784668 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 359108705 # Number of tag accesses
system.cpu.icache.tags.data_accesses 359108705 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 179266033 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 179266033 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 179266033 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 179266033 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 179266033 # number of overall hits
system.cpu.icache.overall_hits::total 179266033 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 193066 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 193066 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 193066 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 193066 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 193066 # number of overall misses
system.cpu.icache.overall_misses::total 193066 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 1248536999 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 1248536999 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 1248536999 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 1248536999 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 1248536999 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 1248536999 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 179459099 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 179459099 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 179459099 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 179459099 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 179459099 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 179459099 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001076 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.001076 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.001076 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.001076 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.001076 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.001076 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6466.892146 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 6466.892146 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 6466.892146 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 6466.892146 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 6466.892146 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 6466.892146 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 984 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 15 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 65.600000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2556 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 2556 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 2556 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 2556 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 2556 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 2556 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 190510 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 190510 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 190510 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 190510 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 190510 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 190510 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 942973499 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 942973499 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 942973499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 942973499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 942973499 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 942973499 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001062 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001062 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001062 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.001062 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001062 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.001062 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4949.732292 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4949.732292 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4949.732292 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 4949.732292 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4949.732292 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 4949.732292 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 354021 # number of replacements
system.cpu.l2cache.tags.tagsinuse 29616.675040 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 3899591 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 386376 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 10.092736 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 197713230000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 20957.443658 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 250.582098 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 8408.649283 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.639570 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.007647 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.256612 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.903829 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 32355 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 82 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 2 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 240 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 13362 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 18669 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.987396 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 43228510 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 43228510 # Number of data accesses
system.cpu.l2cache.Writeback_hits::writebacks 2332789 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 2332789 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 1839 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 1839 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 564112 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 564112 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 5045 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 5045 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 1591020 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 1591020 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 5045 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 2155132 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2160177 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 5045 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 2155132 # number of overall hits
system.cpu.l2cache.overall_hits::total 2160177 # number of overall hits
system.cpu.l2cache.UpgradeReq_misses::cpu.data 180034 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 180034 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 206676 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 206676 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3470 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 3470 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 176602 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 176602 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3470 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 383278 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 386748 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3470 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 383278 # number of overall misses
system.cpu.l2cache.overall_misses::total 386748 # number of overall misses
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 13120000 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 13120000 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 16380232500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 16380232500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 280484500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 280484500 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 14214843500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 14214843500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 280484500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 30595076000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 30875560500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 280484500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 30595076000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 30875560500 # number of overall miss cycles
system.cpu.l2cache.Writeback_accesses::writebacks 2332789 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 2332789 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 181873 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 181873 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 770788 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 770788 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 8515 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 8515 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 1767622 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 1767622 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 8515 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 2538410 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2546925 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 8515 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 2538410 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2546925 # number of overall (read+write) accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.989889 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.989889 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.268136 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.268136 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.407516 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.407516 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.099909 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.099909 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.407516 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.150991 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.151849 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.407516 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.150991 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.151849 # miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 72.875124 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 72.875124 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 79255.610231 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 79255.610231 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 80831.268012 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 80831.268012 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 80490.840987 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 80490.840987 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 80831.268012 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 79824.764270 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 79833.794874 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 80831.268012 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 79824.764270 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 79833.794874 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 295008 # number of writebacks
system.cpu.l2cache.writebacks::total 295008 # number of writebacks
system.cpu.l2cache.ReadCleanReq_mshr_hits::cpu.inst 1 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.ReadCleanReq_mshr_hits::total 1 # number of ReadCleanReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 1 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 1 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 1 # number of overall MSHR hits
system.cpu.l2cache.CleanEvict_mshr_misses::writebacks 1987 # number of CleanEvict MSHR misses
system.cpu.l2cache.CleanEvict_mshr_misses::total 1987 # number of CleanEvict MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 180034 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 180034 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206676 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 206676 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3469 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3469 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 176602 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 176602 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3469 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 383278 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 386747 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3469 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 383278 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 386747 # number of overall MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 3787147939 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 3787147939 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 14313472500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 14313472500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 245748000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 245748000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 12448823500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 12448823500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 245748000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 26762296000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 27008044000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 245748000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 26762296000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 27008044000 # number of overall MSHR miss cycles
system.cpu.l2cache.CleanEvict_mshr_miss_rate::writebacks inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.CleanEvict_mshr_miss_rate::total inf # mshr miss rate for CleanEvict accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.989889 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.989889 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.268136 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.268136 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.407399 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.407399 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.099909 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.099909 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.407399 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.150991 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.151849 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.407399 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.150991 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.151849 # mshr miss rate for overall accesses
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 21035.737355 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 21035.737355 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 69255.610231 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 69255.610231 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 70841.164601 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 70841.164601 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 70490.840987 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70490.840987 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 70841.164601 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 69824.764270 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 69833.881064 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 70841.164601 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 69824.764270 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 69833.881064 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadResp 1958129 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 2627797 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 256061 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 181873 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 181873 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 770788 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 770788 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 190510 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 1767622 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 205493 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 7963932 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 8169425 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 544768 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311756736 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 312301504 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 536016 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 5806051 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 1.060974 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0.239284 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 5452030 93.90% 93.90% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 354021 6.10% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 2 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 5806051 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 5085061879 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 285765490 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.1 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 3898552059 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.9 # Layer utilization (%)
system.membus.trans_dist::ReadResp 180069 # Transaction distribution
system.membus.trans_dist::Writeback 295008 # Transaction distribution
system.membus.trans_dist::CleanEvict 57429 # Transaction distribution
system.membus.trans_dist::UpgradeReq 180081 # Transaction distribution
system.membus.trans_dist::UpgradeResp 180081 # Transaction distribution
system.membus.trans_dist::ReadExReq 206629 # Transaction distribution
system.membus.trans_dist::ReadExResp 206629 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 180070 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 1485996 # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.l2cache.mem_side::total 1485996 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 1485996 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 43629184 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::total 43629184 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 43629184 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 919217 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 919217 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 919217 # Request fanout histogram
system.membus.reqLayer0.occupancy 2221438059 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.5 # Layer utilization (%)
system.membus.respLayer1.occupancy 2405709985 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.6 # Layer utilization (%)
---------- End Simulation Statistics ----------
|