blob: 0b91be0eac866c21e9809c4198caa82ae6163aa0 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.447151 # Number of seconds simulated
sim_ticks 447151291000 # Number of ticks simulated
final_tick 447151291000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 99582 # Simulator instruction rate (inst/s)
host_op_rate 184139 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 53851139 # Simulator tick rate (ticks/s)
host_mem_usage 337048 # Number of bytes of host memory used
host_seconds 8303.47 # Real time elapsed on the host
sim_insts 826877109 # Number of instructions simulated
sim_ops 1528988699 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 207040 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 24466624 # Number of bytes read from this memory
system.physmem.bytes_read::total 24673664 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 207040 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 207040 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 18786368 # Number of bytes written to this memory
system.physmem.bytes_written::total 18786368 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 3235 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 382291 # Number of read requests responded to by this memory
system.physmem.num_reads::total 385526 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 293537 # Number of write requests responded to by this memory
system.physmem.num_writes::total 293537 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 463020 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 54716657 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 55179677 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 463020 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 463020 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 42013449 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 42013449 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 42013449 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 463020 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 54716657 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 97193127 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 385528 # Total number of read requests seen
system.physmem.writeReqs 293537 # Total number of write requests seen
system.physmem.cpureqs 863596 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 24673664 # Total number of bytes read from memory
system.physmem.bytesWritten 18786368 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 24673664 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 18786368 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 164 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 184531 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 24996 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 23035 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 24534 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 25301 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 24892 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 24563 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 23920 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 24683 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 22800 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 23577 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 23208 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 23396 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 24161 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 24133 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 24010 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 24155 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 19354 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 17947 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 18690 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 18990 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 19041 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 18723 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 18099 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 18501 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 17450 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 17927 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 17723 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 17609 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 18440 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 18279 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 18321 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 18443 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 447151273000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 385528 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 293537 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 184531 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 380682 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 4205 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 406 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 54 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 11 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 4 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 12758 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 12763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 12762 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 5 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 3526127005 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 11592689005 # Sum of mem lat for all requests
system.physmem.totBusLat 1541456000 # Total cycles spent in databus access
system.physmem.totBankLat 6525106000 # Total cycles spent in bank access
system.physmem.avgQLat 9150.12 # Average queueing delay per request
system.physmem.avgBankLat 16932.32 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 30082.44 # Average memory access latency
system.physmem.avgRdBW 55.18 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 42.01 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 55.18 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 42.01 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.61 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.03 # Average read queue length over time
system.physmem.avgWrQLen 8.93 # Average write queue length over time
system.physmem.readRowHits 340552 # Number of row buffer hits during reads
system.physmem.writeRowHits 151633 # Number of row buffer hits during writes
system.physmem.readRowHitRate 88.37 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 51.66 # Row buffer hit rate for writes
system.physmem.avgGap 658480.81 # Average gap between requests
system.cpu.workload.num_syscalls 551 # Number of system calls
system.cpu.numCycles 894302583 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 221834419 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 221834419 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 14438837 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 157195941 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 152967077 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 0 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 0 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 187305514 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1233712111 # Number of instructions fetch has processed
system.cpu.fetch.Branches 221834419 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 152967077 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 383213555 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 92482547 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 231997744 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 31125 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 302541 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 64 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 179659779 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 4113909 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 880638441 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.600745 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.391861 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 501847528 56.99% 56.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 25496575 2.90% 59.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 28121767 3.19% 63.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 29451767 3.34% 66.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 18987914 2.16% 68.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 25123088 2.85% 71.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 31720196 3.60% 75.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 30784274 3.50% 78.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 189105332 21.47% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 880638441 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.248053 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.379524 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 244537844 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 188536263 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 324191261 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 45585175 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 77787898 # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts 2236907904 # Number of instructions handled by decode
system.cpu.rename.SquashCycles 77787898 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 278585274 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 54813178 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 15041 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 333395312 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 136041738 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 2184748951 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 34526 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 20261515 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 101530735 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 116 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 2284488026 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 5524710294 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 5524485031 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 225263 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1614040851 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 670447175 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1310 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 1291 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 328673064 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 528947917 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 211077156 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 202192665 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 58804191 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2090539379 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 34704 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1836706736 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 960329 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 555260187 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 919296135 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 34151 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 880638441 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.085654 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.886104 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 249855133 28.37% 28.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 147643393 16.77% 45.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 139523467 15.84% 60.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 137737388 15.64% 76.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 97163823 11.03% 87.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 59916022 6.80% 94.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 34917189 3.96% 98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 11990499 1.36% 99.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 1891527 0.21% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 880638441 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 5040061 32.96% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 32.96% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 7632140 49.91% 82.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 2619273 17.13% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 2704214 0.15% 0.15% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1211533027 65.96% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 66.11% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 444457178 24.20% 90.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 178012317 9.69% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1836706736 # Type of FU issued
system.cpu.iq.rate 2.053787 # Inst issue rate
system.cpu.iq.fu_busy_cnt 15291474 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.008325 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 4570263035 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2646020420 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1794037475 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 40681 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 76210 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 9614 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1849275039 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 18957 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 170130474 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 144845761 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 503638 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 274982 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 61917680 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 10585 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 592 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 77787898 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 17508647 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 2908748 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 2090574083 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 2437552 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 528947917 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 211077865 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 5687 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 1841603 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 73588 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 274982 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 10048689 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 4929582 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 14978271 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1806703840 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 436137965 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 30002896 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 0 # number of nop insts executed
system.cpu.iew.exec_refs 608784008 # number of memory reference insts executed
system.cpu.iew.exec_branches 171260555 # Number of branches executed
system.cpu.iew.exec_stores 172646043 # Number of stores executed
system.cpu.iew.exec_rate 2.020238 # Inst execution rate
system.cpu.iew.wb_sent 1801373489 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1794047089 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1362133405 # num instructions producing a value
system.cpu.iew.wb_consumers 1992639116 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.006085 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.683583 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 561620004 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 553 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 14469462 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 802850543 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.904450 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.430311 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 304835163 37.97% 37.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 198905096 24.77% 62.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 63436109 7.90% 70.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 92154984 11.48% 82.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 26044111 3.24% 85.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 29384573 3.66% 89.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 9423573 1.17% 90.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 10229786 1.27% 91.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 68437148 8.52% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 802850543 # Number of insts commited each cycle
system.cpu.commit.committedInsts 826877109 # Number of instructions committed
system.cpu.commit.committedOps 1528988699 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 533262341 # Number of memory references committed
system.cpu.commit.loads 384102156 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 149758583 # Number of branches committed
system.cpu.commit.fp_insts 0 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1528317557 # Number of committed integer instructions.
system.cpu.commit.function_calls 0 # Number of function calls committed.
system.cpu.commit.bw_lim_events 68437148 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 2825022098 # The number of ROB reads
system.cpu.rob.rob_writes 4259228710 # The number of ROB writes
system.cpu.timesIdled 301112 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 13664142 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 826877109 # Number of Instructions Simulated
system.cpu.committedOps 1528988699 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 826877109 # Number of Instructions Simulated
system.cpu.cpi 1.081542 # CPI: Cycles Per Instruction
system.cpu.cpi_total 1.081542 # CPI: Total CPI of All Threads
system.cpu.ipc 0.924606 # IPC: Instructions Per Cycle
system.cpu.ipc_total 0.924606 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 3392416402 # number of integer regfile reads
system.cpu.int_regfile_writes 1873878910 # number of integer regfile writes
system.cpu.fp_regfile_reads 9612 # number of floating regfile reads
system.cpu.fp_regfile_writes 2 # number of floating regfile writes
system.cpu.misc_regfile_reads 993805261 # number of misc regfile reads
system.cpu.icache.replacements 5664 # number of replacements
system.cpu.icache.tagsinuse 1040.414195 # Cycle average of tags in use
system.cpu.icache.total_refs 179444520 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 7258 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 24723.686966 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1040.414195 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.508015 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.508015 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 179464097 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 179464097 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 179464097 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 179464097 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 179464097 # number of overall hits
system.cpu.icache.overall_hits::total 179464097 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 195682 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 195682 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 195682 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 195682 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 195682 # number of overall misses
system.cpu.icache.overall_misses::total 195682 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 1231899498 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 1231899498 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 1231899498 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 1231899498 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 1231899498 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 1231899498 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 179659779 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 179659779 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 179659779 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 179659779 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 179659779 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 179659779 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.001089 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.001089 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.001089 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.001089 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.001089 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.001089 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 6295.415511 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 6295.415511 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 6295.415511 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 6295.415511 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 6295.415511 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 6295.415511 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 959 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 17 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 56.411765 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2352 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 2352 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 2352 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 2352 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 2352 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 2352 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 193330 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 193330 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 193330 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 193330 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 193330 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 193330 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 781617498 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 781617498 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 781617498 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 781617498 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 781617498 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 781617498 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.001076 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.001076 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.001076 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.001076 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.001076 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.001076 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 4042.918833 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 4042.918833 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 4042.918833 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 4042.918833 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 4042.918833 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 4042.918833 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 2529793 # number of replacements
system.cpu.dcache.tagsinuse 4087.981859 # Cycle average of tags in use
system.cpu.dcache.total_refs 410271543 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 2533889 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 161.913779 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 1794023000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4087.981859 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.998042 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.998042 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 261613799 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 261613799 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 148186041 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 148186041 # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data 409799840 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 409799840 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 409799840 # number of overall hits
system.cpu.dcache.overall_hits::total 409799840 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 2816252 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 2816252 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 974160 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 974160 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 3790412 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 3790412 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 3790412 # number of overall misses
system.cpu.dcache.overall_misses::total 3790412 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 49180630000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 49180630000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 23742046000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 23742046000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 72922676000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 72922676000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 72922676000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 72922676000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 264430051 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 264430051 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 149160201 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 149160201 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 413590252 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 413590252 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 413590252 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 413590252 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.010650 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.010650 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.006531 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.006531 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.009165 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.009165 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.009165 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.009165 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 17463.149605 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17463.149605 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 24371.813665 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 24371.813665 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 19238.720224 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19238.720224 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 19238.720224 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 19238.720224 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 6306 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 671 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9.397914 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 2331455 # number of writebacks
system.cpu.dcache.writebacks::total 2331455 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1053646 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 1053646 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16861 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 16861 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1070507 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1070507 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1070507 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1070507 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1762606 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1762606 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 957299 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 957299 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 2719905 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 2719905 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 2719905 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 2719905 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 26907249500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 26907249500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 21627560000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 21627560000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 48534809500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 48534809500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 48534809500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 48534809500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.006666 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.006666 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.006418 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.006418 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.006576 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.006576 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.006576 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.006576 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 15265.606437 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 15265.606437 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 22592.272634 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22592.272634 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 17844.303202 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 17844.303202 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 17844.303202 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 17844.303202 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 352840 # number of replacements
system.cpu.l2cache.tagsinuse 29572.307883 # Cycle average of tags in use
system.cpu.l2cache.total_refs 3696862 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 385170 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 9.598001 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 211000207000 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 21064.458635 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 238.476437 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 8269.372811 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.642836 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.007278 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.252361 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.902475 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 3978 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 1586642 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 1590620 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 2331455 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 2331455 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 1524 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 1524 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 564916 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 564916 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 3978 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 2151558 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 2155536 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 3978 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 2151558 # number of overall hits
system.cpu.l2cache.overall_hits::total 2155536 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3236 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 175667 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 178903 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 184491 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 184491 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 206666 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 206666 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3236 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 382333 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 385569 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3236 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 382333 # number of overall misses
system.cpu.l2cache.overall_misses::total 385569 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 187805000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 9240729957 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 9428534957 # number of ReadReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::cpu.data 7282500 # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_latency::total 7282500 # number of UpgradeReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 10987147000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 10987147000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 187805000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 20227876957 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 20415681957 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 187805000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 20227876957 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 20415681957 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 7214 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1762309 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1769523 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 2331455 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 2331455 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 186015 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 186015 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 771582 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 771582 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 7214 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 2533891 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 2541105 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 7214 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 2533891 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 2541105 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.448572 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.099680 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.101102 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.991807 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.991807 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.267847 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.267847 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.448572 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.150888 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.151733 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.448572 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.150888 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.151733 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 58036.155748 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 52603.676029 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 52701.938799 # average ReadReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::cpu.data 39.473470 # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_miss_latency::total 39.473470 # average UpgradeReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 53163.786012 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 53163.786012 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 58036.155748 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 52906.437469 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 52949.490122 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 58036.155748 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 52906.437469 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 52949.490122 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 293537 # number of writebacks
system.cpu.l2cache.writebacks::total 293537 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3236 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 175667 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 178903 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 184491 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 184491 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 206666 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 206666 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3236 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 382333 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 385569 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3236 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 382333 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 385569 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 146938362 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 6979134954 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 7126073316 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 1849956331 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 1849956331 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 8352740653 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 8352740653 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 146938362 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 15331875607 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 15478813969 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 146938362 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 15331875607 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 15478813969 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.448572 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.099680 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.101102 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.991807 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.991807 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.267847 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.267847 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.448572 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.150888 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.151733 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.448572 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.150888 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.151733 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 45407.404821 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 39729.345603 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 39832.050418 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10027.352722 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10027.352722 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 40416.617407 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 40416.617407 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 45407.404821 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 40100.843001 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 40145.379865 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 45407.404821 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 40100.843001 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 40145.379865 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|