blob: cd4c1620b718befcf927fa2b3d5b56365daffdc8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.080362 # Number of seconds simulated
sim_ticks 80362284000 # Number of ticks simulated
final_tick 80362284000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 277812 # Simulator instruction rate (inst/s)
host_op_rate 277812 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 59443930 # Simulator tick rate (ticks/s)
host_mem_usage 226052 # Number of bytes of host memory used
host_seconds 1351.90 # Real time elapsed on the host
sim_insts 375574808 # Number of instructions simulated
sim_ops 375574808 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 222528 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 255296 # Number of bytes read from this memory
system.physmem.bytes_read::total 477824 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 222528 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 222528 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 3477 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 3989 # Number of read requests responded to by this memory
system.physmem.num_reads::total 7466 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 2769060 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3176814 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 5945874 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 2769060 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 2769060 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 2769060 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3176814 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 5945874 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 103417276 # DTB read hits
system.cpu.dtb.read_misses 89602 # DTB read misses
system.cpu.dtb.read_acv 48603 # DTB read access violations
system.cpu.dtb.read_accesses 103506878 # DTB read accesses
system.cpu.dtb.write_hits 79004376 # DTB write hits
system.cpu.dtb.write_misses 1630 # DTB write misses
system.cpu.dtb.write_acv 2 # DTB write access violations
system.cpu.dtb.write_accesses 79006006 # DTB write accesses
system.cpu.dtb.data_hits 182421652 # DTB hits
system.cpu.dtb.data_misses 91232 # DTB misses
system.cpu.dtb.data_acv 48605 # DTB access violations
system.cpu.dtb.data_accesses 182512884 # DTB accesses
system.cpu.itb.fetch_hits 52579177 # ITB hits
system.cpu.itb.fetch_misses 445 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 52579622 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 215 # Number of system calls
system.cpu.numCycles 160724570 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 52097236 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 30296765 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 1606699 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 28205553 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 24320024 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 9390300 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 1099 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 53639869 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 462587639 # Number of instructions fetch has processed
system.cpu.fetch.Branches 52097236 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 33710324 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 81534889 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 7793517 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 19277229 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 188 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 9332 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 52579177 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 630275 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 160609062 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.880209 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.314061 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 79074173 49.23% 49.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 4377828 2.73% 51.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 7270092 4.53% 56.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 5630004 3.51% 59.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 12402470 7.72% 67.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 8106533 5.05% 72.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 5708692 3.55% 76.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1929242 1.20% 77.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 36110028 22.48% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 160609062 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.324140 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.878139 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 59173788 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 14742505 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 76724469 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 3825000 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 6143300 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 9747252 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 4329 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 457055568 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 12267 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 6143300 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 62453650 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 4799000 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 401905 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 77381021 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 9430186 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 451385457 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 27 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 23697 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 7813364 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 295061939 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 593486774 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 314314250 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 279172524 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 259532329 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 35529610 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 38241 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 341 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 27266716 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 107002651 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 81768344 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 8923759 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 6384538 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 416452671 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 325 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 407888910 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1078553 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 40628099 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 19685259 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 110 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 160609062 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.539638 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.007756 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 32138937 20.01% 20.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 26538030 16.52% 36.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 25997150 16.19% 52.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 24815453 15.45% 68.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 21510440 13.39% 81.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15487887 9.64% 91.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 8719479 5.43% 96.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 4101336 2.55% 99.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 1300350 0.81% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 160609062 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 35567 0.30% 0.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 0.30% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.30% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 73106 0.62% 0.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 5073 0.04% 0.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 3115 0.03% 0.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 1847413 15.60% 16.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 1780061 15.04% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 31.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 5074453 42.86% 74.49% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 3020406 25.51% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 158124852 38.77% 38.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2126520 0.52% 39.30% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 39.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 33455961 8.20% 47.50% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 7846153 1.92% 49.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 2842255 0.70% 50.12% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 16560349 4.06% 54.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 1591354 0.39% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 105304781 25.82% 80.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 80003104 19.61% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 407888910 # Type of FU issued
system.cpu.iq.rate 2.537813 # Inst issue rate
system.cpu.iq.fu_busy_cnt 11839194 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.029026 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 648060515 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 269929713 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 237794597 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 341244114 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 187202465 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 162943481 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 245434368 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 174260155 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 14844596 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 12248164 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 129765 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 51115 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 8247615 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 260830 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 3 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 6143300 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 2503230 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 370145 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 441398780 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 177151 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 107002651 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 81768344 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 325 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 147 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 68 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 51115 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1257944 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 570703 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1828647 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 403351252 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 103555560 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4537658 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 24945784 # number of nop insts executed
system.cpu.iew.exec_refs 182561595 # number of memory reference insts executed
system.cpu.iew.exec_branches 47229945 # Number of branches executed
system.cpu.iew.exec_stores 79006035 # Number of stores executed
system.cpu.iew.exec_rate 2.509581 # Inst execution rate
system.cpu.iew.wb_sent 401565360 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 400738078 # cumulative count of insts written-back
system.cpu.iew.wb_producers 195225884 # num instructions producing a value
system.cpu.iew.wb_consumers 273294717 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.493322 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.714342 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 398664583 # The number of committed instructions
system.cpu.commit.commitCommittedOps 398664583 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 42764408 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1602444 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 154465762 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.580925 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.966951 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 58951255 38.16% 38.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 23354970 15.12% 53.28% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 13285334 8.60% 61.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 11679330 7.56% 69.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 8439151 5.46% 74.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 5483127 3.55% 78.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 5136953 3.33% 81.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3378138 2.19% 83.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 24757504 16.03% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 154465762 # Number of insts commited each cycle
system.cpu.commit.committedInsts 398664583 # Number of instructions committed
system.cpu.commit.committedOps 398664583 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 168275216 # Number of memory references committed
system.cpu.commit.loads 94754487 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 44587533 # Number of branches committed
system.cpu.commit.fp_insts 155295106 # Number of committed floating point instructions.
system.cpu.commit.int_insts 316365839 # Number of committed integer instructions.
system.cpu.commit.function_calls 8007752 # Number of function calls committed.
system.cpu.commit.bw_lim_events 24757504 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 571134272 # The number of ROB reads
system.cpu.rob.rob_writes 889015019 # The number of ROB writes
system.cpu.timesIdled 3240 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 115508 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 375574808 # Number of Instructions Simulated
system.cpu.committedOps 375574808 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 375574808 # Number of Instructions Simulated
system.cpu.cpi 0.427943 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.427943 # CPI: Total CPI of All Threads
system.cpu.ipc 2.336760 # IPC: Instructions Per Cycle
system.cpu.ipc_total 2.336760 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 402895481 # number of integer regfile reads
system.cpu.int_regfile_writes 172638002 # number of integer regfile writes
system.cpu.fp_regfile_reads 158340215 # number of floating regfile reads
system.cpu.fp_regfile_writes 105188641 # number of floating regfile writes
system.cpu.misc_regfile_reads 350572 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.icache.replacements 2209 # number of replacements
system.cpu.icache.tagsinuse 1834.486163 # Cycle average of tags in use
system.cpu.icache.total_refs 52573796 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 4140 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 12698.984541 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1834.486163 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.895745 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.895745 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 52573796 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 52573796 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 52573796 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 52573796 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 52573796 # number of overall hits
system.cpu.icache.overall_hits::total 52573796 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 5381 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 5381 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 5381 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 5381 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 5381 # number of overall misses
system.cpu.icache.overall_misses::total 5381 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 173584500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 173584500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 173584500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 173584500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 173584500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 173584500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 52579177 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 52579177 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 52579177 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 52579177 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 52579177 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 52579177 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000102 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000102 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000102 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000102 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000102 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000102 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 32258.780896 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 32258.780896 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 32258.780896 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 32258.780896 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 32258.780896 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 32258.780896 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1241 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1241 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1241 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1241 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1241 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1241 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4140 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 4140 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 4140 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 4140 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 4140 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 4140 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 130333500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 130333500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 130333500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 130333500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 130333500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 130333500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000079 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000079 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000079 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 31481.521739 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 31481.521739 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 31481.521739 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 31481.521739 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 31481.521739 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 31481.521739 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 796 # number of replacements
system.cpu.dcache.tagsinuse 3296.720309 # Cycle average of tags in use
system.cpu.dcache.total_refs 161811337 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 4197 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 38554.047415 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3296.720309 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.804863 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.804863 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 88310042 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 88310042 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 73501280 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 73501280 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 15 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 15 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 161811322 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 161811322 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 161811322 # number of overall hits
system.cpu.dcache.overall_hits::total 161811322 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1790 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1790 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 19449 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 19449 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 21239 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 21239 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 21239 # number of overall misses
system.cpu.dcache.overall_misses::total 21239 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 68481500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 68481500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 731423000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 731423000 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 799904500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 799904500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 799904500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 799904500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 88311832 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 88311832 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 73520729 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 73520729 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 15 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 15 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 161832561 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 161832561 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 161832561 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 161832561 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000020 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000020 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000265 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.000265 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000131 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000131 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000131 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000131 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 38257.821229 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38257.821229 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 37607.229163 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 37607.229163 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 37662.060361 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37662.060361 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 37662.060361 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37662.060361 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 7500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 1 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 7500 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 676 # number of writebacks
system.cpu.dcache.writebacks::total 676 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 798 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 798 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16244 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 16244 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 17042 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 17042 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 17042 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 17042 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 992 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 992 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3205 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 3205 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4197 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4197 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4197 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4197 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 36143000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 36143000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 129182000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 129182000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 165325000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 165325000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 165325000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 165325000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000011 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000011 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000044 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000026 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000026 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 36434.475806 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36434.475806 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 40306.396256 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 40306.396256 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39391.231832 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39391.231832 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39391.231832 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39391.231832 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 4031.271945 # Cycle average of tags in use
system.cpu.l2cache.total_refs 894 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 4870 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.183573 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 372.726773 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 3000.006522 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 658.538650 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.011375 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.091553 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.020097 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.123025 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 663 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 134 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 797 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 676 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 676 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 74 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 74 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 663 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 208 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 871 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 663 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 208 # number of overall hits
system.cpu.l2cache.overall_hits::total 871 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3477 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 858 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 4335 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 3131 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 3131 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3477 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 3989 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7466 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3477 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 3989 # number of overall misses
system.cpu.l2cache.overall_misses::total 7466 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 124004000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 34532500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 158536500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 124919000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 124919000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 124004000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 159451500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 283455500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 124004000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 159451500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 283455500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 4140 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 992 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 5132 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 676 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 676 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 3205 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 3205 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 4140 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4197 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 8337 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 4140 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4197 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 8337 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.839855 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.864919 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.844700 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.976911 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.976911 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.839855 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.950441 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.895526 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.839855 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.950441 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.895526 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35664.078228 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 40247.668998 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 36571.280277 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 39897.476844 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 39897.476844 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35664.078228 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 39972.800201 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 37966.180016 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35664.078228 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 39972.800201 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 37966.180016 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 3000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 1 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 3000 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3477 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 858 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 4335 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3131 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 3131 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3477 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 3989 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7466 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3477 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 3989 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7466 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 112721000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 31878000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 144599000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 115138500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 115138500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 112721000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 147016500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 259737500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 112721000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 147016500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 259737500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.839855 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.864919 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.844700 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.976911 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.976911 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.839855 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.950441 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.895526 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.839855 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.950441 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.895526 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32419.039402 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 37153.846154 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 33356.170704 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 36773.714468 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 36773.714468 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32419.039402 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 36855.477563 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 34789.378516 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32419.039402 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 36855.477563 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 34789.378516 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|