blob: be9d713b1964838a2a2a1739139276187b94e542 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.069809 # Number of seconds simulated
sim_ticks 69809049000 # Number of ticks simulated
final_tick 69809049000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 246384 # Simulator instruction rate (inst/s)
host_op_rate 246384 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 45796096 # Simulator tick rate (ticks/s)
host_mem_usage 304152 # Number of bytes of host memory used
host_seconds 1524.35 # Real time elapsed on the host
sim_insts 375574808 # Number of instructions simulated
sim_ops 375574808 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 221504 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 255680 # Number of bytes read from this memory
system.physmem.bytes_read::total 477184 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 221504 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 221504 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 3461 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 3995 # Number of read requests responded to by this memory
system.physmem.num_reads::total 7456 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 3172998 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3662562 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 6835561 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 3172998 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 3172998 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 3172998 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3662562 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6835561 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 7456 # Number of read requests accepted
system.physmem.writeReqs 0 # Number of write requests accepted
system.physmem.readBursts 7456 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 0 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 477184 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 0 # Total number of bytes read from write queue
system.physmem.bytesWritten 0 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 477184 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 0 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 0 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 527 # Per bank write bursts
system.physmem.perBankRdBursts::1 655 # Per bank write bursts
system.physmem.perBankRdBursts::2 454 # Per bank write bursts
system.physmem.perBankRdBursts::3 600 # Per bank write bursts
system.physmem.perBankRdBursts::4 446 # Per bank write bursts
system.physmem.perBankRdBursts::5 455 # Per bank write bursts
system.physmem.perBankRdBursts::6 515 # Per bank write bursts
system.physmem.perBankRdBursts::7 525 # Per bank write bursts
system.physmem.perBankRdBursts::8 439 # Per bank write bursts
system.physmem.perBankRdBursts::9 407 # Per bank write bursts
system.physmem.perBankRdBursts::10 338 # Per bank write bursts
system.physmem.perBankRdBursts::11 305 # Per bank write bursts
system.physmem.perBankRdBursts::12 414 # Per bank write bursts
system.physmem.perBankRdBursts::13 542 # Per bank write bursts
system.physmem.perBankRdBursts::14 455 # Per bank write bursts
system.physmem.perBankRdBursts::15 379 # Per bank write bursts
system.physmem.perBankWrBursts::0 0 # Per bank write bursts
system.physmem.perBankWrBursts::1 0 # Per bank write bursts
system.physmem.perBankWrBursts::2 0 # Per bank write bursts
system.physmem.perBankWrBursts::3 0 # Per bank write bursts
system.physmem.perBankWrBursts::4 0 # Per bank write bursts
system.physmem.perBankWrBursts::5 0 # Per bank write bursts
system.physmem.perBankWrBursts::6 0 # Per bank write bursts
system.physmem.perBankWrBursts::7 0 # Per bank write bursts
system.physmem.perBankWrBursts::8 0 # Per bank write bursts
system.physmem.perBankWrBursts::9 0 # Per bank write bursts
system.physmem.perBankWrBursts::10 0 # Per bank write bursts
system.physmem.perBankWrBursts::11 0 # Per bank write bursts
system.physmem.perBankWrBursts::12 0 # Per bank write bursts
system.physmem.perBankWrBursts::13 0 # Per bank write bursts
system.physmem.perBankWrBursts::14 0 # Per bank write bursts
system.physmem.perBankWrBursts::15 0 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 69808953500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 7456 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 0 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 4273 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 1892 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 906 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 323 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 61 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 1355 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 349.142435 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 207.457712 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 347.186854 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 436 32.18% 32.18% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 321 23.69% 55.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 135 9.96% 65.83% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 103 7.60% 73.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 56 4.13% 77.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 42 3.10% 80.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 37 2.73% 83.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 28 2.07% 85.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 197 14.54% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 1355 # Bytes accessed per row activation
system.physmem.totQLat 63176250 # Total ticks spent queuing
system.physmem.totMemAccLat 202976250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 37280000 # Total ticks spent in databus transfers
system.physmem.avgQLat 8473.21 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 27223.21 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 6.84 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 6.84 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 0.00 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.05 # Data bus utilization in percentage
system.physmem.busUtilRead 0.05 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.00 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.04 # Average read queue length when enqueuing
system.physmem.avgWrQLen 0.00 # Average write queue length when enqueuing
system.physmem.readRowHits 6090 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
system.physmem.readRowHitRate 81.68 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 9362788.83 # Average gap between requests
system.physmem.pageHitRate 81.68 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 5828760 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 3180375 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 32370000 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 4559240400 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 2097349200 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 40042614750 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 46740583485 # Total energy per rank (pJ)
system.physmem_0.averagePower 669.597578 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 66614495250 # Time in different power states
system.physmem_0.memoryStateTime::REF 2330900000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 861488750 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 4399920 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 2400750 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 25256400 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 0 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 4559240400 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 1988059680 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 40138482750 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 46717839900 # Total energy per rank (pJ)
system.physmem_1.averagePower 669.271757 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 66771998750 # Time in different power states
system.physmem_1.memoryStateTime::REF 2330900000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 701106250 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 51296431 # Number of BP lookups
system.cpu.branchPred.condPredicted 29722668 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 1234399 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 27069453 # Number of BTB lookups
system.cpu.branchPred.BTBHits 23684308 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 87.494594 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 9353372 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 312 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 103786850 # DTB read hits
system.cpu.dtb.read_misses 91978 # DTB read misses
system.cpu.dtb.read_acv 49358 # DTB read access violations
system.cpu.dtb.read_accesses 103878828 # DTB read accesses
system.cpu.dtb.write_hits 79421845 # DTB write hits
system.cpu.dtb.write_misses 1562 # DTB write misses
system.cpu.dtb.write_acv 2 # DTB write access violations
system.cpu.dtb.write_accesses 79423407 # DTB write accesses
system.cpu.dtb.data_hits 183208695 # DTB hits
system.cpu.dtb.data_misses 93540 # DTB misses
system.cpu.dtb.data_acv 49360 # DTB access violations
system.cpu.dtb.data_accesses 183302235 # DTB accesses
system.cpu.itb.fetch_hits 51432488 # ITB hits
system.cpu.itb.fetch_misses 372 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 51432860 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 215 # Number of system calls
system.cpu.numCycles 139618100 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 52215637 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 458041697 # Number of instructions fetch has processed
system.cpu.fetch.Branches 51296431 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 33037680 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 85803922 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 2575582 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 4 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 177 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 13927 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 49 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 51432488 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 569689 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 139321507 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 3.287660 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.344182 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 58400173 41.92% 41.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 4522566 3.25% 45.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 7306043 5.24% 50.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 5576459 4.00% 54.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 12017776 8.63% 63.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 8032548 5.77% 68.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 5948759 4.27% 73.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1886194 1.35% 74.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 35630989 25.57% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 139321507 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.367405 # Number of branch fetches per cycle
system.cpu.fetch.rate 3.280676 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 45279858 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 16277373 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 71952167 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 4528520 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1283589 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 9590263 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 4245 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 452242919 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 14142 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 1283589 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 47190225 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 5719256 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 519758 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 74463142 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 10145537 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 448534058 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 439648 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2541243 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 2902301 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 3500431 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 292850852 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 590664412 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 420646005 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 170018406 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 259532329 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 33318523 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 37911 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 320 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 16086321 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 106433302 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 81699514 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 12490023 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 9782021 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 415154479 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 307 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 407277518 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 483889 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 39579977 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 18549388 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 92 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 139321507 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.923293 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.222373 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 24043039 17.26% 17.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 19688824 14.13% 31.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 22672553 16.27% 47.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 18939258 13.59% 61.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 19545668 14.03% 75.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 14219061 10.21% 85.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 9684319 6.95% 92.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 6188357 4.44% 96.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 4340428 3.12% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 139321507 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 265122 1.33% 1.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 1 0.00% 1.33% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 1.33% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 151057 0.76% 2.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 93335 0.47% 2.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 3062 0.02% 2.56% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 3506383 17.53% 20.10% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 1668666 8.34% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 28.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9341831 46.71% 75.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 4968318 24.84% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 33581 0.01% 0.01% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 153385991 37.66% 37.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2128232 0.52% 38.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 38.19% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 37448194 9.19% 47.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 7543709 1.85% 49.24% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 2805732 0.69% 49.93% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 16759263 4.11% 54.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 1610357 0.40% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 54.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 105461195 25.89% 80.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 80101264 19.67% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 407277518 # Type of FU issued
system.cpu.iq.rate 2.917083 # Inst issue rate
system.cpu.iq.fu_busy_cnt 19997775 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.049101 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 626671270 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 266840013 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 237433052 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 347686937 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 187970906 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 163426789 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 246404368 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 180837344 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 19931279 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 11678815 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 164981 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 76480 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 8178785 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 381276 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 3827 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1283589 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 4537578 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 127300 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 440164979 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 164208 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 106433302 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 81699514 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 307 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 6586 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 117247 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 76480 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1004792 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 416739 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1421531 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 403496390 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 103928218 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 3781128 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 25010193 # number of nop insts executed
system.cpu.iew.exec_refs 183351660 # number of memory reference insts executed
system.cpu.iew.exec_branches 47000418 # Number of branches executed
system.cpu.iew.exec_stores 79423442 # Number of stores executed
system.cpu.iew.exec_rate 2.890001 # Inst execution rate
system.cpu.iew.wb_sent 401708524 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 400859841 # cumulative count of insts written-back
system.cpu.iew.wb_producers 198115569 # num instructions producing a value
system.cpu.iew.wb_consumers 284128842 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.871117 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.697274 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 41501718 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 215 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1230197 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 133512631 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.985969 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 3.212275 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 48674660 36.46% 36.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 18127731 13.58% 50.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 9648746 7.23% 57.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 8719124 6.53% 63.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 6443109 4.83% 68.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 4416607 3.31% 71.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 5004547 3.75% 75.67% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 2625621 1.97% 77.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 29852486 22.36% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 133512631 # Number of insts commited each cycle
system.cpu.commit.committedInsts 398664583 # Number of instructions committed
system.cpu.commit.committedOps 398664583 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 168275216 # Number of memory references committed
system.cpu.commit.loads 94754487 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 44587533 # Number of branches committed
system.cpu.commit.fp_insts 155295106 # Number of committed floating point instructions.
system.cpu.commit.int_insts 316365839 # Number of committed integer instructions.
system.cpu.commit.function_calls 8007752 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 23123356 5.80% 5.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 141652545 35.53% 41.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 2124322 0.53% 41.86% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 41.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 35620060 8.93% 50.80% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 7072549 1.77% 52.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 2735231 0.69% 53.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 16498021 4.14% 57.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 1563283 0.39% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 57.79% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 94754487 23.77% 81.56% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 73520729 18.44% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 398664583 # Class of committed instruction
system.cpu.commit.bw_lim_events 29852486 # number cycles where commit BW limit reached
system.cpu.rob.rob_reads 543823469 # The number of ROB reads
system.cpu.rob.rob_writes 886153369 # The number of ROB writes
system.cpu.timesIdled 3159 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 296593 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 375574808 # Number of Instructions Simulated
system.cpu.committedOps 375574808 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.371745 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.371745 # CPI: Total CPI of All Threads
system.cpu.ipc 2.690015 # IPC: Instructions Per Cycle
system.cpu.ipc_total 2.690015 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 403553331 # number of integer regfile reads
system.cpu.int_regfile_writes 172072539 # number of integer regfile writes
system.cpu.fp_regfile_reads 158043337 # number of floating regfile reads
system.cpu.fp_regfile_writes 105673333 # number of floating regfile writes
system.cpu.misc_regfile_reads 350572 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.dcache.tags.replacements 795 # number of replacements
system.cpu.dcache.tags.tagsinuse 3296.035456 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 156970312 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 4197 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 37400.598523 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 3296.035456 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.804696 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.804696 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 3402 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 21 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 211 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 7 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4 3116 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 0.830566 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 313987939 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 313987939 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 83469338 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 83469338 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 73500964 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 73500964 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 10 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 10 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 156970302 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 156970302 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 156970302 # number of overall hits
system.cpu.dcache.overall_hits::total 156970302 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1794 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1794 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 19765 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 19765 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 21559 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 21559 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 21559 # number of overall misses
system.cpu.dcache.overall_misses::total 21559 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 128871000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 128871000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 1185279954 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 1185279954 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 1314150954 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 1314150954 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 1314150954 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 1314150954 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 83471132 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 83471132 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 73520729 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 73520729 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 10 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 10 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 156991861 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 156991861 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 156991861 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 156991861 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000021 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000021 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000269 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.000269 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000137 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000137 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000137 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000137 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 71834.448161 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71834.448161 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 59968.629092 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59968.629092 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 60956.025511 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60956.025511 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 60956.025511 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60956.025511 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 49421 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 88 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 747 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 66.159304 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 88 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 671 # number of writebacks
system.cpu.dcache.writebacks::total 671 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 799 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 799 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16563 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 16563 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 17362 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 17362 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 17362 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 17362 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 995 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 995 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 3202 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 3202 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4197 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4197 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4197 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4197 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 76593500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 76593500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 246844000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 246844000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 323437500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 323437500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 323437500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 323437500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000012 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000044 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000044 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 76978.391960 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 76978.391960 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 77090.568395 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77090.568395 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 77063.974267 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77063.974267 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 77063.974267 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77063.974267 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 2157 # number of replacements
system.cpu.icache.tags.tagsinuse 1832.216020 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 51426803 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 4084 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 12592.263222 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1832.216020 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.894637 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.894637 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1927 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 121 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 166 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 293 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 1347 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.940918 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 102869060 # Number of tag accesses
system.cpu.icache.tags.data_accesses 102869060 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 51426803 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 51426803 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 51426803 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 51426803 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 51426803 # number of overall hits
system.cpu.icache.overall_hits::total 51426803 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 5685 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 5685 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 5685 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 5685 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 5685 # number of overall misses
system.cpu.icache.overall_misses::total 5685 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 368406498 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 368406498 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 368406498 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 368406498 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 368406498 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 368406498 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 51432488 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 51432488 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 51432488 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 51432488 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 51432488 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 51432488 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000111 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000111 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000111 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000111 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000111 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000111 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 64803.253826 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64803.253826 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 64803.253826 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64803.253826 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 64803.253826 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64803.253826 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 546 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 8 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 68.250000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1601 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1601 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1601 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1601 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1601 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1601 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 4084 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 4084 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 4084 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 4084 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 4084 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 4084 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 275253499 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 275253499 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 275253499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 275253499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 275253499 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 275253499 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000079 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000079 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000079 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000079 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 67398.016405 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67398.016405 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 67398.016405 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67398.016405 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 67398.016405 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67398.016405 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 0 # number of replacements
system.cpu.l2cache.tags.tagsinuse 4020.332980 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 3138 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 4861 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 0.645546 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 372.062557 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 2982.230615 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 666.039808 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.011354 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.091010 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.020326 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.122691 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 4861 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 148 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 136 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 530 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 4047 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.148346 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 97927 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 97927 # Number of data accesses
system.cpu.l2cache.Writeback_hits::writebacks 671 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 671 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 71 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 71 # number of ReadExReq hits
system.cpu.l2cache.ReadCleanReq_hits::cpu.inst 623 # number of ReadCleanReq hits
system.cpu.l2cache.ReadCleanReq_hits::total 623 # number of ReadCleanReq hits
system.cpu.l2cache.ReadSharedReq_hits::cpu.data 131 # number of ReadSharedReq hits
system.cpu.l2cache.ReadSharedReq_hits::total 131 # number of ReadSharedReq hits
system.cpu.l2cache.demand_hits::cpu.inst 623 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 202 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 825 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 623 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 202 # number of overall hits
system.cpu.l2cache.overall_hits::total 825 # number of overall hits
system.cpu.l2cache.ReadExReq_misses::cpu.data 3131 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 3131 # number of ReadExReq misses
system.cpu.l2cache.ReadCleanReq_misses::cpu.inst 3461 # number of ReadCleanReq misses
system.cpu.l2cache.ReadCleanReq_misses::total 3461 # number of ReadCleanReq misses
system.cpu.l2cache.ReadSharedReq_misses::cpu.data 864 # number of ReadSharedReq misses
system.cpu.l2cache.ReadSharedReq_misses::total 864 # number of ReadSharedReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3461 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 3995 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7456 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3461 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 3995 # number of overall misses
system.cpu.l2cache.overall_misses::total 7456 # number of overall misses
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 241202500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 241202500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::cpu.inst 262576000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadCleanReq_miss_latency::total 262576000 # number of ReadCleanReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::cpu.data 73634500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.ReadSharedReq_miss_latency::total 73634500 # number of ReadSharedReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 262576000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 314837000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 577413000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 262576000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 314837000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 577413000 # number of overall miss cycles
system.cpu.l2cache.Writeback_accesses::writebacks 671 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 671 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 3202 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 3202 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::cpu.inst 4084 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadCleanReq_accesses::total 4084 # number of ReadCleanReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::cpu.data 995 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.ReadSharedReq_accesses::total 995 # number of ReadSharedReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 4084 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4197 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 8281 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 4084 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4197 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 8281 # number of overall (read+write) accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.977826 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.977826 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::cpu.inst 0.847453 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_miss_rate::total 0.847453 # miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::cpu.data 0.868342 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_miss_rate::total 0.868342 # miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.847453 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.951870 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.900374 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.847453 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.951870 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.900374 # miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77036.889173 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77036.889173 # average ReadExReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::cpu.inst 75867.090436 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadCleanReq_avg_miss_latency::total 75867.090436 # average ReadCleanReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 85225.115741 # average ReadSharedReq miss latency
system.cpu.l2cache.ReadSharedReq_avg_miss_latency::total 85225.115741 # average ReadSharedReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 75867.090436 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 78807.759700 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 77442.730687 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 75867.090436 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 78807.759700 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 77442.730687 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 3131 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 3131 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::cpu.inst 3461 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadCleanReq_mshr_misses::total 3461 # number of ReadCleanReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::cpu.data 864 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.ReadSharedReq_mshr_misses::total 864 # number of ReadSharedReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3461 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 3995 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7456 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3461 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 3995 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7456 # number of overall MSHR misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 209892500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 209892500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::cpu.inst 227966000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadCleanReq_mshr_miss_latency::total 227966000 # number of ReadCleanReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data 64994500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.ReadSharedReq_mshr_miss_latency::total 64994500 # number of ReadSharedReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 227966000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 274887000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 502853000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 227966000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 274887000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 502853000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.977826 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.977826 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::cpu.inst 0.847453 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadCleanReq_mshr_miss_rate::total 0.847453 # mshr miss rate for ReadCleanReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data 0.868342 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.ReadSharedReq_mshr_miss_rate::total 0.868342 # mshr miss rate for ReadSharedReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.847453 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.951870 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.900374 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.847453 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.951870 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.900374 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 67036.889173 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 67036.889173 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 65867.090436 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 65867.090436 # average ReadCleanReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data 75225.115741 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 75225.115741 # average ReadSharedReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65867.090436 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68807.759700 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 67442.730687 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65867.090436 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68807.759700 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 67442.730687 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadResp 5079 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 671 # Transaction distribution
system.cpu.toL2Bus.trans_dist::CleanEvict 2281 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 3202 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 3202 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadCleanReq 4084 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadSharedReq 995 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 10325 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 9189 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 19514 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 261376 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 311552 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 572928 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 11233 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 11233 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 11233 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 6287500 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 6126000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 6295500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.0 # Layer utilization (%)
system.membus.trans_dist::ReadResp 4325 # Transaction distribution
system.membus.trans_dist::ReadExReq 3131 # Transaction distribution
system.membus.trans_dist::ReadExResp 3131 # Transaction distribution
system.membus.trans_dist::ReadSharedReq 4325 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 14912 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 14912 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 477184 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 477184 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 7456 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 7456 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 7456 # Request fanout histogram
system.membus.reqLayer0.occupancy 9215500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 39331250 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.1 # Layer utilization (%)
---------- End Simulation Statistics ----------
|