blob: e982040ed500a0e96c9d5a2fa20479f9c7eacf4b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.071244 # Number of seconds simulated
sim_ticks 71244143500 # Number of ticks simulated
final_tick 71244143500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 187993 # Simulator instruction rate (inst/s)
host_op_rate 240337 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 49051248 # Simulator tick rate (ticks/s)
host_mem_usage 243200 # Number of bytes of host memory used
host_seconds 1452.44 # Real time elapsed on the host
sim_insts 273048446 # Number of instructions simulated
sim_ops 349076170 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 195520 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 273792 # Number of bytes read from this memory
system.physmem.bytes_read::total 469312 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 195520 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 195520 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 3055 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 4278 # Number of read requests responded to by this memory
system.physmem.num_reads::total 7333 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 2744366 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3843011 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 6587377 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 2744366 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 2744366 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 2744366 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3843011 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6587377 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 191 # Number of system calls
system.cpu.numCycles 142488288 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 36834655 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 22011992 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2128141 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 21111775 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 17921807 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 7049660 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 9673 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 41170537 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 330092344 # Number of instructions fetch has processed
system.cpu.fetch.Branches 36834655 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 24971467 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 74065448 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 8653461 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 20659218 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 37 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 3712 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 39589827 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 662584 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 142371733 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.982100 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.456260 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 68999572 48.46% 48.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 7443838 5.23% 53.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 5890912 4.14% 57.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6290109 4.42% 62.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 5018667 3.53% 65.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 4222472 2.97% 68.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3222890 2.26% 71.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 4319860 3.03% 74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 36963413 25.96% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 142371733 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.258510 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.316628 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 47920905 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 15947714 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 69670851 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 2428941 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 6403322 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 7589257 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 69989 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 416841547 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 209997 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 6403322 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 53735690 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1551358 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 361067 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 66219864 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14100432 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 406248964 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 31 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1649610 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 10115480 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 773 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 445265070 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2397426033 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1310073571 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1087352462 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 384584954 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 60680116 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 19505 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 19502 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 35831958 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 105842469 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 93258241 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 4666139 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 5699487 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 393022623 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 30465 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 378573033 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1364119 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 42964941 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 113697743 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 5987 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 142371733 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.659046 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.045030 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 29238426 20.54% 20.54% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 20559915 14.44% 34.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 20888687 14.67% 49.65% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 18235605 12.81% 62.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 24142271 16.96% 79.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 16046767 11.27% 90.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 9027765 6.34% 97.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3298956 2.32% 99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 933341 0.66% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 142371733 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 9050 0.05% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 4700 0.03% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 48305 0.27% 0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.35% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 7771 0.04% 0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 390 0.00% 0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 194430 1.08% 1.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 4896 0.03% 1.50% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 241266 1.34% 2.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9438470 52.59% 55.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 7998776 44.57% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 128705433 34.00% 34.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2178586 0.58% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 5 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 6839771 1.81% 36.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 8697995 2.30% 38.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 3451888 0.91% 39.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 1605167 0.42% 40.01% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 21254253 5.61% 45.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 7183697 1.90% 47.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 7136969 1.89% 49.41% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 175286 0.05% 49.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 102677998 27.12% 76.58% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 88665985 23.42% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 378573033 # Type of FU issued
system.cpu.iq.rate 2.656871 # Inst issue rate
system.cpu.iq.fu_busy_cnt 17948057 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.047410 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 668230837 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 303627249 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 252741444 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 250599138 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 132404625 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 118730959 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 267327381 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 129193709 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 10789214 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 11191376 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 112013 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 13979 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10880305 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 7857 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 112 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 6403322 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 34047 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 1473 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 393102382 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1223414 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 105842469 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 93258241 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 19294 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 195 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 174 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 13979 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1692038 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 558009 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2250047 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 373788733 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 101161202 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4784300 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 49294 # number of nop insts executed
system.cpu.iew.exec_refs 188542226 # number of memory reference insts executed
system.cpu.iew.exec_branches 32415827 # Number of branches executed
system.cpu.iew.exec_stores 87381024 # Number of stores executed
system.cpu.iew.exec_rate 2.623294 # Inst execution rate
system.cpu.iew.wb_sent 372275263 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 371472403 # cumulative count of insts written-back
system.cpu.iew.wb_producers 184833323 # num instructions producing a value
system.cpu.iew.wb_consumers 367854017 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.607038 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.502464 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 273049058 # The number of committed instructions
system.cpu.commit.commitCommittedOps 349076782 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 44025608 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 24478 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2100754 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 135968412 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.567337 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.653672 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 38641813 28.42% 28.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 29058445 21.37% 49.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 13534255 9.95% 59.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 11222379 8.25% 68.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 13789944 10.14% 78.14% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7224545 5.31% 83.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 4032637 2.97% 86.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3910785 2.88% 89.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 14553609 10.70% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 135968412 # Number of insts commited each cycle
system.cpu.commit.committedInsts 273049058 # Number of instructions committed
system.cpu.commit.committedOps 349076782 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 177029029 # Number of memory references committed
system.cpu.commit.loads 94651093 # Number of loads committed
system.cpu.commit.membars 11033 # Number of memory barriers committed
system.cpu.commit.branches 30523988 # Number of branches committed
system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions.
system.cpu.commit.int_insts 279593987 # Number of committed integer instructions.
system.cpu.commit.function_calls 6225112 # Number of function calls committed.
system.cpu.commit.bw_lim_events 14553609 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 514514670 # The number of ROB reads
system.cpu.rob.rob_writes 792612920 # The number of ROB writes
system.cpu.timesIdled 2826 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 116555 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 273048446 # Number of Instructions Simulated
system.cpu.committedOps 349076170 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 273048446 # Number of Instructions Simulated
system.cpu.cpi 0.521843 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.521843 # CPI: Total CPI of All Threads
system.cpu.ipc 1.916287 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.916287 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1784947411 # number of integer regfile reads
system.cpu.int_regfile_writes 236351279 # number of integer regfile writes
system.cpu.fp_regfile_reads 189697788 # number of floating regfile reads
system.cpu.fp_regfile_writes 133433924 # number of floating regfile writes
system.cpu.misc_regfile_reads 991980863 # number of misc regfile reads
system.cpu.misc_regfile_writes 34426471 # number of misc regfile writes
system.cpu.icache.replacements 14091 # number of replacements
system.cpu.icache.tagsinuse 1855.139503 # Cycle average of tags in use
system.cpu.icache.total_refs 39573076 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 15985 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 2475.638161 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1855.139503 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.905830 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.905830 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 39573076 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 39573076 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 39573076 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 39573076 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 39573076 # number of overall hits
system.cpu.icache.overall_hits::total 39573076 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 16751 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 16751 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 16751 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 16751 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 16751 # number of overall misses
system.cpu.icache.overall_misses::total 16751 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 205369500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 205369500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 205369500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 205369500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 205369500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 205369500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 39589827 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 39589827 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 39589827 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 39589827 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 39589827 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 39589827 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000423 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000423 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000423 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000423 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000423 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000423 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12260.133723 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12260.133723 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12260.133723 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12260.133723 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12260.133723 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12260.133723 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 765 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 765 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 765 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 765 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 765 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 765 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15986 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 15986 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 15986 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 15986 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 15986 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 15986 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 137471000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 137471000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 137471000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 137471000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 137471000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 137471000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000404 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000404 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000404 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000404 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000404 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000404 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8599.462029 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8599.462029 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8599.462029 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 8599.462029 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8599.462029 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 8599.462029 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1422 # number of replacements
system.cpu.dcache.tagsinuse 3120.754345 # Cycle average of tags in use
system.cpu.dcache.total_refs 172231049 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 4634 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 37166.821105 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3120.754345 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.761903 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.761903 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 90171406 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 90171406 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82032842 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 82032842 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 13547 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 13547 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 13253 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 13253 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 172204248 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 172204248 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 172204248 # number of overall hits
system.cpu.dcache.overall_hits::total 172204248 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 3698 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 3698 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 19818 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 19818 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 23516 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 23516 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 23516 # number of overall misses
system.cpu.dcache.overall_misses::total 23516 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 118442000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 118442000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 655611500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 655611500 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 774053500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 774053500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 774053500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 774053500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 90175104 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 90175104 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 82052660 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 82052660 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13549 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 13549 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 13253 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 13253 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 172227764 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 172227764 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 172227764 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 172227764 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000041 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000041 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000242 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.000242 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000148 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000148 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000137 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000137 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000137 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000137 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32028.664143 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32028.664143 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33081.617721 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 33081.617721 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32916.035890 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 32916.035890 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32916.035890 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 32916.035890 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 307000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 11 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 27909.090909 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1041 # number of writebacks
system.cpu.dcache.writebacks::total 1041 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1882 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 1882 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16999 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 16999 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 18881 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 18881 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 18881 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 18881 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1816 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1816 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2819 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2819 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4635 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4635 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4635 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4635 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 55172500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 55172500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 100155500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 100155500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 155328000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155328000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 155328000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155328000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000034 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000034 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30381.332599 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30381.332599 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35528.733593 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35528.733593 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33511.974110 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33511.974110 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33511.974110 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33511.974110 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 3993.397220 # Cycle average of tags in use
system.cpu.l2cache.total_refs 13323 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 5445 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.446832 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 372.052721 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 2804.768410 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 816.576088 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.011354 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.085595 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.024920 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.121869 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12916 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 301 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13217 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1041 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1041 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 1 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 1 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 18 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 18 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 12916 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 319 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 13235 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 12916 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 319 # number of overall hits
system.cpu.l2cache.overall_hits::total 13235 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3069 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1513 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 4582 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 2802 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 2802 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3069 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 4315 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7384 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3069 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 4315 # number of overall misses
system.cpu.l2cache.overall_misses::total 7384 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 105043500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 51988500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 157032000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 96644500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 96644500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 105043500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 148633000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 253676500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 105043500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 148633000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 253676500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 15985 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1814 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 17799 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1041 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1041 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 1 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 1 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 2820 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2820 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 15985 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4634 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 20619 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 15985 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4634 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 20619 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.191992 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.834068 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.257430 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993617 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.993617 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.191992 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.931161 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.358116 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.191992 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.931161 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.358116 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34227.272727 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34361.202908 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34271.497163 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34491.256246 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 34491.256246 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34227.272727 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34445.654693 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34354.888949 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34227.272727 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34445.654693 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34354.888949 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 14 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 37 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 51 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 14 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 37 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 51 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 14 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 37 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 51 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3055 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1476 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 4531 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2802 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 2802 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3055 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 4278 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7333 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3055 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 4278 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7333 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 94947500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 46180500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 141128000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 87716500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 87716500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 94947500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 133897000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 228844500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 94947500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 133897000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 228844500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191117 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.813671 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.254565 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993617 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.993617 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191117 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.923177 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.355643 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191117 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.923177 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.355643 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31079.378069 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31287.601626 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31147.208122 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31304.960742 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 31304.960742 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31079.378069 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31298.971482 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31207.486704 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31079.378069 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31298.971482 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31207.486704 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|