blob: 210b47f8070bca6cdb0ac300546af9eb9af76ea2 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.068267 # Number of seconds simulated
sim_ticks 68267465500 # Number of ticks simulated
final_tick 68267465500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 160764 # Simulator instruction rate (inst/s)
host_op_rate 205527 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 40194170 # Simulator tick rate (ticks/s)
host_mem_usage 285344 # Number of bytes of host memory used
host_seconds 1698.44 # Real time elapsed on the host
sim_insts 273048375 # Number of instructions simulated
sim_ops 349076099 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 193920 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 273088 # Number of bytes read from this memory
system.physmem.bytes_read::total 467008 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 193920 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 193920 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 3030 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 4267 # Number of read requests responded to by this memory
system.physmem.num_reads::total 7297 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 2840592 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 4000266 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 6840857 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 2840592 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 2840592 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 2840592 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 4000266 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6840857 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 7297 # Total number of read requests seen
system.physmem.writeReqs 0 # Total number of write requests seen
system.physmem.cpureqs 7297 # Reqs generatd by CPU via cache - shady
system.physmem.bytesRead 467008 # Total number of bytes read from memory
system.physmem.bytesWritten 0 # Total number of bytes written to memory
system.physmem.bytesConsumedRd 467008 # bytesRead derated as per pkt->getSize()
system.physmem.bytesConsumedWr 0 # bytesWritten derated as per pkt->getSize()
system.physmem.servicedByWrQ 0 # Number of read reqs serviced by write Q
system.physmem.neitherReadNorWrite 0 # Reqs where no action is needed
system.physmem.perBankRdReqs::0 344 # Track reads on a per bank basis
system.physmem.perBankRdReqs::1 467 # Track reads on a per bank basis
system.physmem.perBankRdReqs::2 514 # Track reads on a per bank basis
system.physmem.perBankRdReqs::3 581 # Track reads on a per bank basis
system.physmem.perBankRdReqs::4 475 # Track reads on a per bank basis
system.physmem.perBankRdReqs::5 457 # Track reads on a per bank basis
system.physmem.perBankRdReqs::6 437 # Track reads on a per bank basis
system.physmem.perBankRdReqs::7 505 # Track reads on a per bank basis
system.physmem.perBankRdReqs::8 483 # Track reads on a per bank basis
system.physmem.perBankRdReqs::9 495 # Track reads on a per bank basis
system.physmem.perBankRdReqs::10 481 # Track reads on a per bank basis
system.physmem.perBankRdReqs::11 558 # Track reads on a per bank basis
system.physmem.perBankRdReqs::12 359 # Track reads on a per bank basis
system.physmem.perBankRdReqs::13 416 # Track reads on a per bank basis
system.physmem.perBankRdReqs::14 365 # Track reads on a per bank basis
system.physmem.perBankRdReqs::15 360 # Track reads on a per bank basis
system.physmem.perBankWrReqs::0 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::1 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::2 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::3 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::4 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::5 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::6 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::7 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::8 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::9 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::10 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::11 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::12 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::13 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::14 0 # Track writes on a per bank basis
system.physmem.perBankWrReqs::15 0 # Track writes on a per bank basis
system.physmem.numRdRetry 0 # Number of times rd buffer was full causing retry
system.physmem.numWrRetry 0 # Number of times wr buffer was full causing retry
system.physmem.totGap 68267282000 # Total gap between requests
system.physmem.readPktSize::0 0 # Categorize read packet sizes
system.physmem.readPktSize::1 0 # Categorize read packet sizes
system.physmem.readPktSize::2 0 # Categorize read packet sizes
system.physmem.readPktSize::3 0 # Categorize read packet sizes
system.physmem.readPktSize::4 0 # Categorize read packet sizes
system.physmem.readPktSize::5 0 # Categorize read packet sizes
system.physmem.readPktSize::6 7297 # Categorize read packet sizes
system.physmem.readPktSize::7 0 # Categorize read packet sizes
system.physmem.readPktSize::8 0 # Categorize read packet sizes
system.physmem.writePktSize::0 0 # categorize write packet sizes
system.physmem.writePktSize::1 0 # categorize write packet sizes
system.physmem.writePktSize::2 0 # categorize write packet sizes
system.physmem.writePktSize::3 0 # categorize write packet sizes
system.physmem.writePktSize::4 0 # categorize write packet sizes
system.physmem.writePktSize::5 0 # categorize write packet sizes
system.physmem.writePktSize::6 0 # categorize write packet sizes
system.physmem.writePktSize::7 0 # categorize write packet sizes
system.physmem.writePktSize::8 0 # categorize write packet sizes
system.physmem.neitherpktsize::0 0 # categorize neither packet sizes
system.physmem.neitherpktsize::1 0 # categorize neither packet sizes
system.physmem.neitherpktsize::2 0 # categorize neither packet sizes
system.physmem.neitherpktsize::3 0 # categorize neither packet sizes
system.physmem.neitherpktsize::4 0 # categorize neither packet sizes
system.physmem.neitherpktsize::5 0 # categorize neither packet sizes
system.physmem.neitherpktsize::6 0 # categorize neither packet sizes
system.physmem.neitherpktsize::7 0 # categorize neither packet sizes
system.physmem.neitherpktsize::8 0 # categorize neither packet sizes
system.physmem.rdQLenPdf::0 4347 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 2135 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 568 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 183 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 64 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::32 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 0 # What write queue length does an incoming req see
system.physmem.totQLat 36802775 # Total cycles spent in queuing delays
system.physmem.totMemAccLat 167840775 # Sum of mem lat for all requests
system.physmem.totBusLat 29188000 # Total cycles spent in databus access
system.physmem.totBankLat 101850000 # Total cycles spent in bank access
system.physmem.avgQLat 5043.55 # Average queueing delay per request
system.physmem.avgBankLat 13957.79 # Average bank access latency per request
system.physmem.avgBusLat 4000.00 # Average bus latency per request
system.physmem.avgMemAccLat 23001.34 # Average memory access latency
system.physmem.avgRdBW 6.84 # Average achieved read bandwidth in MB/s
system.physmem.avgWrBW 0.00 # Average achieved write bandwidth in MB/s
system.physmem.avgConsumedRdBW 6.84 # Average consumed read bandwidth in MB/s
system.physmem.avgConsumedWrBW 0.00 # Average consumed write bandwidth in MB/s
system.physmem.peakBW 16000.00 # Theoretical peak bandwidth in MB/s
system.physmem.busUtil 0.04 # Data bus utilization in percentage
system.physmem.avgRdQLen 0.00 # Average read queue length over time
system.physmem.avgWrQLen 0.00 # Average write queue length over time
system.physmem.readRowHits 6392 # Number of row buffer hits during reads
system.physmem.writeRowHits 0 # Number of row buffer hits during writes
system.physmem.readRowHitRate 87.60 # Row buffer hit rate for reads
system.physmem.writeRowHitRate nan # Row buffer hit rate for writes
system.physmem.avgGap 9355527.20 # Average gap between requests
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 191 # Number of system calls
system.cpu.numCycles 136534932 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 41739250 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 21065104 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 1640413 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 26027262 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 16735646 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 6736138 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 7270 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 38860071 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 317518566 # Number of instructions fetch has processed
system.cpu.fetch.Branches 41739250 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 23471784 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 70794265 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 6760095 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 21559516 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 34 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 1854 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 30 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 37487912 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 519564 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 136324280 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.989165 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.456365 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 66156807 48.53% 48.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 6761816 4.96% 53.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 5641032 4.14% 57.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6022575 4.42% 62.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4881557 3.58% 65.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 4156543 3.05% 68.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3204825 2.35% 71.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 4146681 3.04% 74.07% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 35352444 25.93% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 136324280 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.305704 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.325548 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 45389084 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 16729555 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 66615921 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 2549925 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 5039795 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 7269016 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 69099 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 401164000 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 213330 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 5039795 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 50891753 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1911896 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 347462 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 63595531 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14537843 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 393365757 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 50 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1668272 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 10291112 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 1086 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 431881386 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2329985493 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1257436076 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1072549417 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 384584833 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 47296553 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 14334 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 14333 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 36353497 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 103432229 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 91356063 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 4280154 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 5359345 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 383896453 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 25411 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 373948163 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1224653 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 34098402 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 84823076 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 961 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 136324280 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.743078 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.023492 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 24852306 18.23% 18.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 19962410 14.64% 32.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 20554570 15.08% 47.95% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 18105177 13.28% 61.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 23977307 17.59% 78.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15767707 11.57% 90.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 8831817 6.48% 96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3361471 2.47% 99.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 911515 0.67% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 136324280 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 8956 0.05% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 4688 0.03% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 46185 0.26% 0.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 7671 0.04% 0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 470 0.00% 0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 2 0.00% 0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 190051 1.07% 1.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 6041 0.03% 1.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 241741 1.36% 2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.84% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9330966 52.43% 55.27% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 7960919 44.73% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 126153074 33.74% 33.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2174128 0.58% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.32% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 6786226 1.81% 36.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 8470375 2.27% 38.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 3426412 0.92% 39.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 1600673 0.43% 39.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 20911148 5.59% 45.33% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 7171927 1.92% 47.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 7134560 1.91% 49.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 175286 0.05% 49.21% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 101505429 27.14% 76.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 88438925 23.65% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 373948163 # Type of FU issued
system.cpu.iq.rate 2.738846 # Inst issue rate
system.cpu.iq.fu_busy_cnt 17797690 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.047594 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 653530496 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 287597541 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 249877083 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 249712453 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 130436942 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 118161488 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 262975786 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 128770067 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 11107823 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 8781151 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 113920 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 14326 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 8978150 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 176383 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 1158 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 5039795 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 281091 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 41482 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 383923458 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 951525 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 103432229 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 91356063 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 14236 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 345 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 384 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 14326 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1283309 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 356464 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 1639773 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 370071311 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 100289689 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 3876852 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 1594 # number of nop insts executed
system.cpu.iew.exec_refs 187642898 # number of memory reference insts executed
system.cpu.iew.exec_branches 38279004 # Number of branches executed
system.cpu.iew.exec_stores 87353209 # Number of stores executed
system.cpu.iew.exec_rate 2.710451 # Inst execution rate
system.cpu.iew.wb_sent 368702519 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 368038571 # cumulative count of insts written-back
system.cpu.iew.wb_producers 182991065 # num instructions producing a value
system.cpu.iew.wb_consumers 363891400 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.695563 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.502873 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 34846819 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 24450 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 1571698 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 131284486 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.658933 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.660928 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 34526115 26.30% 26.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 28464962 21.68% 47.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 13313072 10.14% 58.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 11375196 8.66% 66.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 13798040 10.51% 77.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7398451 5.64% 82.93% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 3831320 2.92% 85.85% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3930958 2.99% 88.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 14646372 11.16% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 131284486 # Number of insts commited each cycle
system.cpu.commit.committedInsts 273048987 # Number of instructions committed
system.cpu.commit.committedOps 349076711 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 177028991 # Number of memory references committed
system.cpu.commit.loads 94651078 # Number of loads committed
system.cpu.commit.membars 11033 # Number of memory barriers committed
system.cpu.commit.branches 36549040 # Number of branches committed
system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions.
system.cpu.commit.int_insts 279593931 # Number of committed integer instructions.
system.cpu.commit.function_calls 6225112 # Number of function calls committed.
system.cpu.commit.bw_lim_events 14646372 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 500559121 # The number of ROB reads
system.cpu.rob.rob_writes 772890927 # The number of ROB writes
system.cpu.timesIdled 6411 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 210652 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 273048375 # Number of Instructions Simulated
system.cpu.committedOps 349076099 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 273048375 # Number of Instructions Simulated
system.cpu.cpi 0.500039 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.500039 # CPI: Total CPI of All Threads
system.cpu.ipc 1.999843 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.999843 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1769305779 # number of integer regfile reads
system.cpu.int_regfile_writes 232713829 # number of integer regfile writes
system.cpu.fp_regfile_reads 188383123 # number of floating regfile reads
system.cpu.fp_regfile_writes 132609484 # number of floating regfile writes
system.cpu.misc_regfile_reads 567370356 # number of misc regfile reads
system.cpu.misc_regfile_writes 34426415 # number of misc regfile writes
system.cpu.icache.replacements 13908 # number of replacements
system.cpu.icache.tagsinuse 1849.811927 # Cycle average of tags in use
system.cpu.icache.total_refs 37470862 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 15795 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 2372.324280 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1849.811927 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.903228 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.903228 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 37470862 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 37470862 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 37470862 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 37470862 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 37470862 # number of overall hits
system.cpu.icache.overall_hits::total 37470862 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 17049 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 17049 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 17049 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 17049 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 17049 # number of overall misses
system.cpu.icache.overall_misses::total 17049 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 356549497 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 356549497 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 356549497 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 356549497 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 356549497 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 356549497 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 37487911 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 37487911 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 37487911 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 37487911 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 37487911 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 37487911 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000455 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000455 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000455 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000455 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000455 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000455 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 20913.220541 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 20913.220541 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 20913.220541 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 20913.220541 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 20913.220541 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 20913.220541 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 585 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 19 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 30.789474 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1254 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1254 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1254 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1254 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1254 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1254 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15795 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 15795 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 15795 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 15795 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 15795 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 15795 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 291702997 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 291702997 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 291702997 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 291702997 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 291702997 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 291702997 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000421 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000421 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000421 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000421 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000421 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000421 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 18468.059323 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 18468.059323 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 18468.059323 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 18468.059323 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 18468.059323 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 18468.059323 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1414 # number of replacements
system.cpu.dcache.tagsinuse 3122.405383 # Cycle average of tags in use
system.cpu.dcache.total_refs 170873491 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 4624 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 36953.609645 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3122.405383 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.762306 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.762306 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 88815229 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 88815229 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82031562 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 82031562 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 13475 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 13475 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 13225 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 13225 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 170846791 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 170846791 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 170846791 # number of overall hits
system.cpu.dcache.overall_hits::total 170846791 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 4046 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 4046 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 21103 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 21103 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 25149 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 25149 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 25149 # number of overall misses
system.cpu.dcache.overall_misses::total 25149 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 164690000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 164690000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 831954164 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 831954164 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 115000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 115000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 996644164 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 996644164 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 996644164 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 996644164 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 88819275 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 88819275 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 82052665 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 82052665 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13477 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 13477 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 13225 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 13225 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 170871940 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 170871940 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 170871940 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 170871940 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000046 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000046 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000257 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.000257 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000148 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000148 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000147 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000147 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000147 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000147 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 40704.399407 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 40704.399407 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 39423.502061 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 39423.502061 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 57500 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57500 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 39629.574297 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 39629.574297 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 39629.574297 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 39629.574297 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 13562 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 751 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 431 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 12 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 31.466357 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 62.583333 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1040 # number of writebacks
system.cpu.dcache.writebacks::total 1040 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2234 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 2234 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18291 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 18291 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 20525 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 20525 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 20525 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 20525 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1812 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1812 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2812 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2812 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4624 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4624 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4624 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4624 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 79757000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 79757000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 131966500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 131966500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 211723500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 211723500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 211723500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 211723500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000034 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000034 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 44016.004415 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44016.004415 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 46929.765292 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 46929.765292 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45787.954152 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45787.954152 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45787.954152 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45787.954152 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 3959.582107 # Cycle average of tags in use
system.cpu.l2cache.total_refs 13162 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 5412 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.432003 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 367.644751 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 2774.541574 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 817.395782 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.011220 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.084672 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.024945 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.120837 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12753 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 299 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13052 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1040 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1040 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 18 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 18 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 12753 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 317 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 13070 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 12753 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 317 # number of overall hits
system.cpu.l2cache.overall_hits::total 13070 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3042 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1512 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 4554 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 2795 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 2795 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3042 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 4307 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7349 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3042 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 4307 # number of overall misses
system.cpu.l2cache.overall_misses::total 7349 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 148332000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 74801500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 223133500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 128955500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 128955500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 148332000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 203757000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 352089000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 148332000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 203757000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 352089000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 15795 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1811 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 17606 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1040 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1040 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 2813 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2813 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 15795 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4624 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 20419 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 15795 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4624 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 20419 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.192593 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.834898 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.258662 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993601 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.993601 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.192593 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.931445 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.359910 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.192593 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.931445 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.359910 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 48761.341223 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 49471.891534 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 48997.255160 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 46137.924866 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 46137.924866 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 48761.341223 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 47308.335268 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 47909.783644 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 48761.341223 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 47308.335268 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 47909.783644 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 12 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 40 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 52 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 12 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 40 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 52 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 12 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 40 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 52 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3030 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1472 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 4502 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2795 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 2795 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3030 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 4267 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7297 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3030 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 4267 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7297 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 109506099 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 54676221 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 164182320 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 94308882 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 94308882 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 109506099 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 148985103 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 258491202 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 109506099 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 148985103 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 258491202 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191833 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.812811 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.255708 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993601 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.993601 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191833 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922794 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.357363 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191833 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922794 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.357363 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 36140.626733 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 37144.171875 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 36468.751666 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 33741.997138 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 33741.997138 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 36140.626733 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 34915.655730 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 35424.311635 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 36140.626733 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 34915.655730 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 35424.311635 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|