blob: 242cca72318d758c85070c9604145989ba5c3bc5 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.104493 # Number of seconds simulated
sim_ticks 104492506500 # Number of ticks simulated
final_tick 104492506500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 158423 # Simulator instruction rate (inst/s)
host_op_rate 202536 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 60628822 # Simulator tick rate (ticks/s)
host_mem_usage 231676 # Number of bytes of host memory used
host_seconds 1723.48 # Real time elapsed on the host
sim_insts 273038258 # Number of instructions simulated
sim_ops 349066034 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 464000 # Number of bytes read from this memory
system.physmem.bytes_inst_read 192512 # Number of instructions bytes read from this memory
system.physmem.bytes_written 0 # Number of bytes written to this memory
system.physmem.num_reads 7250 # Number of read requests responded to by this memory
system.physmem.num_writes 0 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 4440510 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 1842352 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total 4440510 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 191 # Number of system calls
system.cpu.numCycles 208985014 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 38314474 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 21092938 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 3256966 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 27298627 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 21213565 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 7683795 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 61136 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 43642080 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 338343690 # Number of instructions fetch has processed
system.cpu.fetch.Branches 38314474 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 28897360 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 78995706 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 10989579 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 78549841 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 4 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 92 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 41237520 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 904571 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 208872334 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.119807 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.192773 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 130527843 62.49% 62.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 9429667 4.51% 67.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 6020154 2.88% 69.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6750748 3.23% 73.12% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 5430125 2.60% 75.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 4858478 2.33% 78.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3783272 1.81% 79.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 4242115 2.03% 81.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 37829932 18.11% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 208872334 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.183336 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.618985 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 51215510 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 73658589 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 72565491 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 3819053 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 7613691 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 7463255 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 71181 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 431647720 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 198442 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 7613691 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 58863443 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1188654 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 57607169 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 68932187 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14667190 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 416637973 # Number of instructions processed by rename
system.cpu.rename.IQFullEvents 21102 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 8032684 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 88 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 455385433 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2446563589 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1351891912 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1094671677 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 384568599 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 70816834 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 3986585 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 4043449 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 48232782 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 108804127 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 93109820 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 3374999 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 2307513 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 394258042 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 3864226 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 379117437 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1806866 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 46393196 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 143558304 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 308585 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 208872334 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.815068 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.996247 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 82047947 39.28% 39.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 34785806 16.65% 55.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 24508634 11.73% 67.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 18508923 8.86% 76.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 21724585 10.40% 86.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15318663 7.33% 94.27% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 8418302 4.03% 98.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 2689665 1.29% 99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 869809 0.42% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 208872334 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 2261 0.01% 0.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 5043 0.03% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.04% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 10246 0.06% 0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.10% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 2469 0.01% 0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 378 0.00% 0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.12% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 64552 0.37% 0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 790 0.00% 0.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 177361 1.02% 1.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.52% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9662090 55.64% 57.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 7440153 42.84% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 129612173 34.19% 34.19% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2147283 0.57% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 15 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 6745842 1.78% 36.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 8678031 2.29% 38.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 3497767 0.92% 39.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 1584514 0.42% 40.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 21146877 5.58% 45.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 7187357 1.90% 47.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 7146686 1.89% 49.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 175286 0.05% 49.57% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 103748568 27.37% 76.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 87447038 23.07% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 379117437 # Type of FU issued
system.cpu.iq.rate 1.814089 # Inst issue rate
system.cpu.iq.fu_busy_cnt 17365346 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.045805 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 735356252 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 310675933 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 251537712 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 250923168 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 133847541 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 118277096 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 267613476 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 128869307 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 7295740 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 14155127 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 112471 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 8340 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10733989 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 274 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 117 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 7613691 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 19337 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 437 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 398169516 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 2638152 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 108804127 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 93109820 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 3853005 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 34 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 205 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 8340 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 3192687 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 308539 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 3501226 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 373035381 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 102118243 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 6082056 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 47248 # number of nop insts executed
system.cpu.iew.exec_refs 188073317 # number of memory reference insts executed
system.cpu.iew.exec_branches 32214551 # Number of branches executed
system.cpu.iew.exec_stores 85955074 # Number of stores executed
system.cpu.iew.exec_rate 1.784986 # Inst execution rate
system.cpu.iew.wb_sent 370819014 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 369814808 # cumulative count of insts written-back
system.cpu.iew.wb_producers 175635069 # num instructions producing a value
system.cpu.iew.wb_consumers 345639533 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.769576 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.508145 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 273038870 # The number of committed instructions
system.cpu.commit.commitCommittedOps 349066646 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 49103053 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 3555641 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 3227876 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 201258644 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.734418 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.321139 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 89876372 44.66% 44.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 39560210 19.66% 64.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 17969648 8.93% 73.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 13168483 6.54% 79.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 14551255 7.23% 87.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7589820 3.77% 90.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 3505620 1.74% 92.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3424037 1.70% 94.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 11613199 5.77% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 201258644 # Number of insts commited each cycle
system.cpu.commit.committedInsts 273038870 # Number of instructions committed
system.cpu.commit.committedOps 349066646 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 177024831 # Number of memory references committed
system.cpu.commit.loads 94649000 # Number of loads committed
system.cpu.commit.membars 11033 # Number of memory barriers committed
system.cpu.commit.branches 30521879 # Number of branches committed
system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions.
system.cpu.commit.int_insts 279585929 # Number of committed integer instructions.
system.cpu.commit.function_calls 6225114 # Number of function calls committed.
system.cpu.commit.bw_lim_events 11613199 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 587812621 # The number of ROB reads
system.cpu.rob.rob_writes 803956224 # The number of ROB writes
system.cpu.timesIdled 2582 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 112680 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 273038258 # Number of Instructions Simulated
system.cpu.committedOps 349066034 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 273038258 # Number of Instructions Simulated
system.cpu.cpi 0.765406 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.765406 # CPI: Total CPI of All Threads
system.cpu.ipc 1.306497 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.306497 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1781918480 # number of integer regfile reads
system.cpu.int_regfile_writes 235832393 # number of integer regfile writes
system.cpu.fp_regfile_reads 188783884 # number of floating regfile reads
system.cpu.fp_regfile_writes 133870920 # number of floating regfile writes
system.cpu.misc_regfile_reads 1003409978 # number of misc regfile reads
system.cpu.misc_regfile_writes 34422193 # number of misc regfile writes
system.cpu.icache.replacements 14108 # number of replacements
system.cpu.icache.tagsinuse 1842.733120 # Cycle average of tags in use
system.cpu.icache.total_refs 41220872 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 15988 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 2578.238179 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1842.733120 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.899772 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.899772 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 41220872 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 41220872 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 41220872 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 41220872 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 41220872 # number of overall hits
system.cpu.icache.overall_hits::total 41220872 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 16648 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 16648 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 16648 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 16648 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 16648 # number of overall misses
system.cpu.icache.overall_misses::total 16648 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 201025000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 201025000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 201025000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 201025000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 201025000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 201025000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 41237520 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 41237520 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 41237520 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 41237520 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 41237520 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 41237520 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000404 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000404 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000404 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12075.024027 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12075.024027 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12075.024027 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 637 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 637 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 637 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 637 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 637 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 637 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16011 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 16011 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 16011 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 16011 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 16011 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 16011 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 135953500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 135953500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 135953500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 135953500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 135953500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 135953500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000388 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000388 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000388 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8491.256011 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8491.256011 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8491.256011 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1410 # number of replacements
system.cpu.dcache.tagsinuse 3098.497902 # Cycle average of tags in use
system.cpu.dcache.total_refs 176602100 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 4594 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 38441.902481 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3098.497902 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.756469 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.756469 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 94546395 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 94546395 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82033205 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 82033205 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 11358 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 11358 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 11114 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 11114 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 176579600 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 176579600 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 176579600 # number of overall hits
system.cpu.dcache.overall_hits::total 176579600 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 3383 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 3383 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 19489 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 19489 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 22872 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 22872 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 22872 # number of overall misses
system.cpu.dcache.overall_misses::total 22872 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 111712500 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 111712500 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 649715000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 649715000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 761427500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 761427500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 761427500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 761427500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 94549778 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 94549778 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 82052694 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 82052694 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11360 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 11360 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 11114 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 11114 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 176602472 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 176602472 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 176602472 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 176602472 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000036 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000238 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000176 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000130 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000130 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33021.726278 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33337.523731 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33290.814096 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33290.814096 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 307500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 11 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 27954.545455 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1034 # number of writebacks
system.cpu.dcache.writebacks::total 1034 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1633 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 1633 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16622 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 16622 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 18255 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 18255 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 18255 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 18255 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1750 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1750 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2867 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2867 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4617 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4617 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4617 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4617 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 53344000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 53344000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 101787500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 101787500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 155131500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155131500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 155131500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155131500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000026 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30482.285714 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35503.139170 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33600.064977 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33600.064977 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 57 # number of replacements
system.cpu.l2cache.tagsinuse 3892.486015 # Cycle average of tags in use
system.cpu.l2cache.total_refs 13341 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 5352 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.492713 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 378.577721 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 2756.979421 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 756.928873 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.011553 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.084136 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.023100 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.118789 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12970 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 288 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13258 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1034 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1034 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 19 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 19 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 12970 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 307 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 13277 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 12970 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 307 # number of overall hits
system.cpu.l2cache.overall_hits::total 13277 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3018 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1461 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 4479 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 23 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 23 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 2826 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 2826 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3018 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 4287 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7305 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3018 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 4287 # number of overall misses
system.cpu.l2cache.overall_misses::total 7305 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 103392000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 50287500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 153679500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 97429500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 97429500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 103392000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 147717000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 251109000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 103392000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 147717000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 251109000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 15988 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1749 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 17737 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1034 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1034 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 23 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 23 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 2845 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2845 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 15988 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4594 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 20582 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 15988 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4594 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 20582 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.188767 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.835334 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993322 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.188767 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.933174 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.188767 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.933174 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34258.449304 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34419.917864 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34476.114650 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34258.449304 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34456.962911 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34258.449304 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34456.962911 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 10 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 45 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 55 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 45 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 55 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 10 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 45 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 55 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3008 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1416 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 4424 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 23 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 23 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2826 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 2826 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3008 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 4242 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7250 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3008 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 4242 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7250 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 93473500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 44349000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 137822500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 713000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 713000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 88418000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 88418000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 93473500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 132767000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 226240500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 93473500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 132767000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 226240500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.188141 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.809605 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993322 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.188141 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.923378 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.188141 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.923378 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31074.966755 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31319.915254 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31287.331918 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31074.966755 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31298.208392 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31074.966755 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31298.208392 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|