blob: 57c2e3ca39b3df977f2b01ba7481f19dbcaf5a7d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.070907 # Number of seconds simulated
sim_ticks 70907303500 # Number of ticks simulated
final_tick 70907303500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 128530 # Simulator instruction rate (inst/s)
host_op_rate 164318 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 33377575 # Simulator tick rate (ticks/s)
host_mem_usage 237852 # Number of bytes of host memory used
host_seconds 2124.40 # Real time elapsed on the host
sim_insts 273048456 # Number of instructions simulated
sim_ops 349076180 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 194688 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 272448 # Number of bytes read from this memory
system.physmem.bytes_read::total 467136 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 194688 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 194688 # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst 3042 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 4257 # Number of read requests responded to by this memory
system.physmem.num_reads::total 7299 # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst 2745669 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 3842312 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 6587981 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 2745669 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 2745669 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 2745669 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 3842312 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 6587981 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 191 # Number of system calls
system.cpu.numCycles 141814608 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 43021564 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 21750711 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2101631 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 27856122 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 17838153 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 6966793 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 7520 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 40921334 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 328638556 # Number of instructions fetch has processed
system.cpu.fetch.Branches 43021564 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 24804946 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 73672457 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 8389816 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 20828697 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 32 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 3338 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 39391876 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 684935 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 141703595 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.981779 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.454940 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 68712087 48.49% 48.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 7380491 5.21% 53.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 5816522 4.10% 57.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6226633 4.39% 62.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4949598 3.49% 65.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 4317646 3.05% 68.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3315601 2.34% 71.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 4325062 3.05% 74.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 36659955 25.87% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 141703595 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.303365 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.317382 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 47754995 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 16062481 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 69284862 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 2393411 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 6207846 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 7495010 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 70679 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 414601239 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 219868 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 6207846 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 53518393 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1558450 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 341275 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 65839797 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14237834 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 404012192 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 94 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1667987 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 10221278 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 1168 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 443337202 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2387138833 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1300349332 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1086789501 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 384584970 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 58752232 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 14504 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 14503 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 35673328 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 105504454 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 93209227 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 4624259 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 5728531 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 391940261 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 25587 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 377964584 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1402397 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 41905319 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 110211682 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1107 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 141703595 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.667290 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.042913 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 28741246 20.28% 20.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 20522205 14.48% 34.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 20900588 14.75% 49.51% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 18202387 12.85% 62.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 24092550 17.00% 79.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15957128 11.26% 90.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 9055746 6.39% 97.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3310234 2.34% 99.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 921511 0.65% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 141703595 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 9264 0.05% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 4697 0.03% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 45902 0.26% 0.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.33% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 7808 0.04% 0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 380 0.00% 0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.38% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 193577 1.08% 1.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 5090 0.03% 1.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 240664 1.34% 2.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.82% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9480378 52.69% 55.51% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 8006063 44.49% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 128177934 33.91% 33.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2174662 0.58% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 6842006 1.81% 36.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 8692020 2.30% 38.60% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 3461453 0.92% 39.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 1621602 0.43% 39.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 21340607 5.65% 45.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 7172753 1.90% 47.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 7136617 1.89% 49.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 175287 0.05% 49.42% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 102440165 27.10% 76.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 88729478 23.48% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 377964584 # Type of FU issued
system.cpu.iq.rate 2.665202 # Inst issue rate
system.cpu.iq.fu_busy_cnt 17993826 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.047607 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 665793984 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 301139104 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 252255785 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 251235002 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 132745901 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 118864658 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 266433376 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 129525034 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 10838927 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 10853359 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 121041 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 14368 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10831289 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 20682 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 118 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 6207846 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 63522 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 8302 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 391975437 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1065471 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 105504454 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 93209227 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 14418 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 255 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 232 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 14368 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1674842 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 501476 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2176318 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 373329400 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 101074307 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4635184 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 9589 # number of nop insts executed
system.cpu.iew.exec_refs 188479981 # number of memory reference insts executed
system.cpu.iew.exec_branches 38700000 # Number of branches executed
system.cpu.iew.exec_stores 87405674 # Number of stores executed
system.cpu.iew.exec_rate 2.632517 # Inst execution rate
system.cpu.iew.wb_sent 371919298 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 371120443 # cumulative count of insts written-back
system.cpu.iew.wb_producers 184768812 # num instructions producing a value
system.cpu.iew.wb_consumers 367722333 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.616941 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.502468 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 42898696 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 24480 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2031740 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 135495750 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.576293 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.655015 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 38151746 28.16% 28.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 29172803 21.53% 49.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 13488501 9.95% 59.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 11127648 8.21% 67.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 13794811 10.18% 78.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7272808 5.37% 83.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 3959931 2.92% 86.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3978843 2.94% 89.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 14548659 10.74% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 135495750 # Number of insts commited each cycle
system.cpu.commit.committedInsts 273049068 # Number of instructions committed
system.cpu.commit.committedOps 349076792 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 177029033 # Number of memory references committed
system.cpu.commit.loads 94651095 # Number of loads committed
system.cpu.commit.membars 11033 # Number of memory barriers committed
system.cpu.commit.branches 36549058 # Number of branches committed
system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions.
system.cpu.commit.int_insts 279593995 # Number of committed integer instructions.
system.cpu.commit.function_calls 6225112 # Number of function calls committed.
system.cpu.commit.bw_lim_events 14548659 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 512920056 # The number of ROB reads
system.cpu.rob.rob_writes 790163258 # The number of ROB writes
system.cpu.timesIdled 3290 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 111013 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 273048456 # Number of Instructions Simulated
system.cpu.committedOps 349076180 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 273048456 # Number of Instructions Simulated
system.cpu.cpi 0.519375 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.519375 # CPI: Total CPI of All Threads
system.cpu.ipc 1.925390 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.925390 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1783222925 # number of integer regfile reads
system.cpu.int_regfile_writes 236048544 # number of integer regfile writes
system.cpu.fp_regfile_reads 189858898 # number of floating regfile reads
system.cpu.fp_regfile_writes 133648833 # number of floating regfile writes
system.cpu.misc_regfile_reads 990710631 # number of misc regfile reads
system.cpu.misc_regfile_writes 34426475 # number of misc regfile writes
system.cpu.icache.replacements 13954 # number of replacements
system.cpu.icache.tagsinuse 1852.950065 # Cycle average of tags in use
system.cpu.icache.total_refs 39375254 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 15846 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 2484.870251 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1852.950065 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.904761 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.904761 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 39375254 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 39375254 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 39375254 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 39375254 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 39375254 # number of overall hits
system.cpu.icache.overall_hits::total 39375254 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 16622 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 16622 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 16622 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 16622 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 16622 # number of overall misses
system.cpu.icache.overall_misses::total 16622 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 210340000 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 210340000 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 210340000 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 210340000 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 210340000 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 210340000 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 39391876 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 39391876 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 39391876 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 39391876 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 39391876 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 39391876 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000422 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000422 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000422 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000422 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000422 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000422 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12654.313560 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 12654.313560 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12654.313560 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 12654.313560 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12654.313560 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 12654.313560 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 775 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 775 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 775 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 775 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 775 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 775 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15847 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 15847 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 15847 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 15847 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 15847 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 15847 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 138958000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 138958000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 138958000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 138958000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 138958000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 138958000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000402 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000402 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000402 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000402 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000402 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000402 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8768.725942 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 8768.725942 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8768.725942 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 8768.725942 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8768.725942 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 8768.725942 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1429 # number of replacements
system.cpu.dcache.tagsinuse 3114.485618 # Cycle average of tags in use
system.cpu.dcache.total_refs 172071632 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 4623 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 37220.772658 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3114.485618 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.760372 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.760372 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 90013475 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 90013475 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82031354 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 82031354 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 13548 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 13548 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 13255 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 13255 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 172044829 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 172044829 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 172044829 # number of overall hits
system.cpu.dcache.overall_hits::total 172044829 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 3882 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 3882 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 21306 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 21306 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 25188 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 25188 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 25188 # number of overall misses
system.cpu.dcache.overall_misses::total 25188 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 139835000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 139835000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 825940000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 825940000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 965775000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 965775000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 965775000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 965775000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 90017357 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 90017357 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 82052660 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 82052660 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 13550 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 13550 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 13255 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 13255 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 172070017 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 172070017 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 172070017 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 172070017 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000043 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.000043 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000260 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.000260 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000148 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000148 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000146 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.000146 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000146 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.000146 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 36021.380732 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 36021.380732 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 38765.605933 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 38765.605933 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 38000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 38342.663173 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38342.663173 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 38342.663173 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38342.663173 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 306000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 12 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 25500 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1044 # number of writebacks
system.cpu.dcache.writebacks::total 1044 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 2066 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 2066 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 18499 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 18499 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 20565 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 20565 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 20565 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 20565 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1816 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1816 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2807 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2807 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4623 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4623 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4623 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4623 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 59352000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 59352000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 108156000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 108156000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 167508000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 167508000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 167508000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 167508000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000034 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000034 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 32682.819383 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32682.819383 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38530.815818 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38530.815818 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 36233.614536 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36233.614536 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 36233.614536 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 36233.614536 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 0 # number of replacements
system.cpu.l2cache.tagsinuse 3980.169826 # Cycle average of tags in use
system.cpu.l2cache.total_refs 13209 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 5419 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.437535 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 372.857779 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 2790.653305 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 816.658743 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.011379 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.085164 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.024922 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.121465 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12787 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 310 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13097 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1044 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1044 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 18 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 18 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 12787 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 328 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 13115 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 12787 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 328 # number of overall hits
system.cpu.l2cache.overall_hits::total 13115 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3060 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1504 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 4564 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 2791 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 2791 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3060 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 4295 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7355 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3060 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 4295 # number of overall misses
system.cpu.l2cache.overall_misses::total 7355 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 107630000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 56009000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 163639000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 104017500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 104017500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 107630000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 160026500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 267656500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 107630000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 160026500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 267656500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 15847 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1814 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 17661 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1044 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1044 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 2809 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2809 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 15847 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4623 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 20470 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 15847 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4623 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 20470 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.193096 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.829107 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.258423 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993592 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.993592 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.193096 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.929050 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.359306 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.193096 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.929050 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.359306 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35173.202614 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 37240.026596 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 35854.294479 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 37268.900036 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 37268.900036 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35173.202614 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 37258.789290 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 36391.094494 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35173.202614 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 37258.789290 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 36391.094494 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 18 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 38 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 56 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 18 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 38 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 56 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 18 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 38 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 56 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3042 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1466 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 4508 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2791 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 2791 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3042 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 4257 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7299 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3042 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 4257 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7299 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 97581500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 50217500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 147799000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 95213500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 95213500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 97581500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 145431000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 243012500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 97581500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 145431000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 243012500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.191961 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.808159 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.255252 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993592 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.993592 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.191961 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.920831 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.356571 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.191961 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.920831 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.356571 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32078.073636 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 34254.774898 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 32785.936114 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 34114.475099 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 34114.475099 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32078.073636 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 34162.790698 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 33293.944376 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32078.073636 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 34162.790698 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 33293.944376 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|