blob: 969b86901c34d9c747565edbcc8076659c47dce8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.071775 # Number of seconds simulated
sim_ticks 71774859500 # Number of ticks simulated
final_tick 71774859500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 69606 # Simulator instruction rate (inst/s)
host_op_rate 88987 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 18296996 # Simulator tick rate (ticks/s)
host_mem_usage 240272 # Number of bytes of host memory used
host_seconds 3922.77 # Real time elapsed on the host
sim_insts 273048474 # Number of instructions simulated
sim_ops 349076199 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 472896 # Number of bytes read from this memory
system.physmem.bytes_inst_read 199168 # Number of instructions bytes read from this memory
system.physmem.bytes_written 0 # Number of bytes written to this memory
system.physmem.num_reads 7389 # Number of read requests responded to by this memory
system.physmem.num_writes 0 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 6588602 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 2774899 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total 6588602 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 191 # Number of system calls
system.cpu.numCycles 143549720 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 37175542 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 22262323 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2214096 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 22505770 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 18082192 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 7072101 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 52600 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 41561697 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 332366381 # Number of instructions fetch has processed
system.cpu.fetch.Branches 37175542 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 25154293 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 74569841 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 8920940 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 20643175 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 124 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 4492 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 39951299 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 710527 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 143433675 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.978110 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.454958 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 69560380 48.50% 48.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 7529870 5.25% 53.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 5927266 4.13% 57.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6353418 4.43% 62.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 5053258 3.52% 65.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 4245115 2.96% 68.79% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3249040 2.27% 71.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 4338891 3.03% 74.08% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 37176437 25.92% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 143433675 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.258973 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.315340 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 48398038 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 15922899 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 70106313 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 2422163 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 6584262 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 7647961 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 70686 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 419107715 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 208401 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 6584262 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 54237445 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1551128 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 362766 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 66624532 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14073542 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 408263314 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 21 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 1648402 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 10108765 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 752 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 447190592 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2407780645 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1318183800 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1089596845 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 384584999 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 62605593 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 23936 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 23899 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 35817763 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 106133186 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 93562284 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 4587440 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 5646194 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 394242574 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 33887 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 379407553 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1341475 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 44167400 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 116755410 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 9405 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 143433675 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.645178 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.047092 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 29947758 20.88% 20.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 20633542 14.39% 35.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 21077069 14.69% 49.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 18246072 12.72% 62.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 24216587 16.88% 79.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 16050569 11.19% 90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 9012327 6.28% 97.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 3309506 2.31% 99.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 940245 0.66% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 143433675 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 9527 0.05% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 4696 0.03% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.08% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 47773 0.27% 0.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 7824 0.04% 0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 381 0.00% 0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.39% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 194196 1.08% 1.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 4065 0.02% 1.49% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 241389 1.34% 2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 2.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 9461548 52.57% 55.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 8027461 44.60% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 129140993 34.04% 34.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2178888 0.57% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 3 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.61% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 6841737 1.80% 36.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.42% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 8706483 2.29% 38.71% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 3462240 0.91% 39.62% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 1609824 0.42% 40.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 21270001 5.61% 45.65% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 7182346 1.89% 47.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 7142588 1.88% 49.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 175287 0.05% 49.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 102963295 27.14% 76.61% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 88733868 23.39% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 379407553 # Type of FU issued
system.cpu.iq.rate 2.643039 # Inst issue rate
system.cpu.iq.fu_busy_cnt 17998863 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.047439 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 670841771 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 305961612 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 253223434 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 250747348 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 132496015 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 118776381 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 268120952 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 129285464 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 10792483 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 11482088 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 116027 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 13932 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 11184344 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 9709 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 181 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 6584262 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 34186 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 1479 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 394326849 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1347232 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 106133186 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 93562284 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 22722 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 192 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 169 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 13932 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1780753 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 562062 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2342815 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 374477920 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 101438803 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4929633 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 50388 # number of nop insts executed
system.cpu.iew.exec_refs 188856020 # number of memory reference insts executed
system.cpu.iew.exec_branches 32491949 # Number of branches executed
system.cpu.iew.exec_stores 87417217 # Number of stores executed
system.cpu.iew.exec_rate 2.608698 # Inst execution rate
system.cpu.iew.wb_sent 372876985 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 371999815 # cumulative count of insts written-back
system.cpu.iew.wb_producers 185166823 # num instructions producing a value
system.cpu.iew.wb_consumers 368327153 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.591435 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.502724 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 273049086 # The number of committed instructions
system.cpu.commit.commitCommittedOps 349076811 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 45250302 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 24482 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2186131 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 136849414 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.550810 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.650371 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 39364225 28.76% 28.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 29162916 21.31% 50.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 13605145 9.94% 60.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 11228015 8.20% 68.22% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 13810148 10.09% 78.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7236976 5.29% 83.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 4020101 2.94% 86.54% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3901622 2.85% 89.39% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 14520266 10.61% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 136849414 # Number of insts commited each cycle
system.cpu.commit.committedInsts 273049086 # Number of instructions committed
system.cpu.commit.committedOps 349076811 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 177029038 # Number of memory references committed
system.cpu.commit.loads 94651098 # Number of loads committed
system.cpu.commit.membars 11033 # Number of memory barriers committed
system.cpu.commit.branches 30523993 # Number of branches committed
system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions.
system.cpu.commit.int_insts 279594011 # Number of committed integer instructions.
system.cpu.commit.function_calls 6225112 # Number of function calls committed.
system.cpu.commit.bw_lim_events 14520266 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 516653738 # The number of ROB reads
system.cpu.rob.rob_writes 795243409 # The number of ROB writes
system.cpu.timesIdled 2720 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 116045 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 273048474 # Number of Instructions Simulated
system.cpu.committedOps 349076199 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 273048474 # Number of Instructions Simulated
system.cpu.cpi 0.525730 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.525730 # CPI: Total CPI of All Threads
system.cpu.ipc 1.902118 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.902118 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1788157543 # number of integer regfile reads
system.cpu.int_regfile_writes 236964047 # number of integer regfile writes
system.cpu.fp_regfile_reads 189767378 # number of floating regfile reads
system.cpu.fp_regfile_writes 133494852 # number of floating regfile writes
system.cpu.misc_regfile_reads 995239791 # number of misc regfile reads
system.cpu.misc_regfile_writes 34426479 # number of misc regfile writes
system.cpu.icache.replacements 14190 # number of replacements
system.cpu.icache.tagsinuse 1864.933817 # Cycle average of tags in use
system.cpu.icache.total_refs 39934285 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 16092 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 2481.623478 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1864.933817 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.910612 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.910612 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 39934285 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 39934285 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 39934285 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 39934285 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 39934285 # number of overall hits
system.cpu.icache.overall_hits::total 39934285 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 17014 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 17014 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 17014 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 17014 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 17014 # number of overall misses
system.cpu.icache.overall_misses::total 17014 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 211050500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 211050500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 211050500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 211050500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 211050500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 211050500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 39951299 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 39951299 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 39951299 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 39951299 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 39951299 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 39951299 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000426 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000426 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000426 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12404.519807 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12404.519807 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12404.519807 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 900 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 900 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 900 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 900 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 900 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 900 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 16114 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 16114 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 16114 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 16114 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 16114 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 16114 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 139714000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 139714000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 139714000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 139714000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 139714000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 139714000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000403 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000403 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000403 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8670.348765 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8670.348765 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8670.348765 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1427 # number of replacements
system.cpu.dcache.tagsinuse 3127.647604 # Cycle average of tags in use
system.cpu.dcache.total_refs 172501472 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 4641 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 37169.030812 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3127.647604 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.763586 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.763586 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 90441052 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 90441052 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82033132 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 82033132 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 14008 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 14008 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 13257 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 13257 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 172474184 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 172474184 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 172474184 # number of overall hits
system.cpu.dcache.overall_hits::total 172474184 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 3598 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 3598 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 19528 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 19528 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 23126 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 23126 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 23126 # number of overall misses
system.cpu.dcache.overall_misses::total 23126 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 115634000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 115634000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 650274000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 650274000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 765908000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 765908000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 765908000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 765908000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 90444650 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 90444650 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 82052660 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 82052660 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 14010 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 14010 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 13257 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 13257 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 172497310 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 172497310 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 172497310 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 172497310 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000040 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000238 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000143 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000134 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000134 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32138.410228 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33299.569848 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 33118.913777 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 33118.913777 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 315000 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 13 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 24230.769231 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1038 # number of writebacks
system.cpu.dcache.writebacks::total 1038 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1792 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 1792 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16671 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 16671 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 18463 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 18463 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 18463 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 18463 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1806 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1806 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2857 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2857 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4663 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4663 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4663 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4663 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 54896500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 54896500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 101557000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 101557000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 156453500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 156453500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 156453500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 156453500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000020 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30396.733112 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35546.727336 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33552.112374 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33552.112374 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 69 # number of replacements
system.cpu.l2cache.tagsinuse 4034.301662 # Cycle average of tags in use
system.cpu.l2cache.total_refs 13357 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 5499 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.428987 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 380.580872 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 2851.587465 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 802.133324 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.011614 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.087024 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.024479 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.123117 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12970 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 298 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13268 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1038 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1038 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 17 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 17 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 12970 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 315 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 13285 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 12970 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 315 # number of overall hits
system.cpu.l2cache.overall_hits::total 13285 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3122 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1507 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 4629 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 22 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 22 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 2819 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 2819 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3122 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 4326 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7448 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3122 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 4326 # number of overall misses
system.cpu.l2cache.overall_misses::total 7448 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 106982000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 51758500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 158740500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 97188000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 97188000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 106982000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 148946500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 255928500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 106982000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 148946500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 255928500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 16092 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1805 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 17897 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1038 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1038 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 22 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 22 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 2836 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2836 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 16092 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4641 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 20733 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 16092 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4641 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 20733 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.194009 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.834903 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.994006 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.194009 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.932127 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.194009 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.932127 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34267.136451 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34345.388188 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34476.055339 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34267.136451 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34430.536292 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34267.136451 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34430.536292 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 10 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 49 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 59 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 10 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 49 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 59 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 10 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 49 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 59 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3112 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1458 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 4570 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 22 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 22 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2819 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 2819 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3112 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 4277 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7389 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3112 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 4277 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7389 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 96743500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 45668000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 142411500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 682000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 682000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 88208000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 88208000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 96743500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 133876000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 230619500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 96743500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 133876000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 230619500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.193388 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.807756 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.994006 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.193388 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.921569 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.193388 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.921569 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31087.242931 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31322.359396 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31290.528556 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31087.242931 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31301.379472 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31087.242931 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31301.379472 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|