blob: db6cb13f6e0624d1fff11d3739f3fd7732b84e81 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.099662 # Number of seconds simulated
sim_ticks 99661890000 # Number of ticks simulated
final_tick 99661890000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 162959 # Simulator instruction rate (inst/s)
host_op_rate 208335 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 59481796 # Simulator tick rate (ticks/s)
host_mem_usage 235924 # Number of bytes of host memory used
host_seconds 1675.50 # Real time elapsed on the host
sim_insts 273037886 # Number of instructions simulated
sim_ops 349065611 # Number of ops (including micro ops) simulated
system.physmem.bytes_read 467712 # Number of bytes read from this memory
system.physmem.bytes_inst_read 196352 # Number of instructions bytes read from this memory
system.physmem.bytes_written 0 # Number of bytes written to this memory
system.physmem.num_reads 7308 # Number of read requests responded to by this memory
system.physmem.num_writes 0 # Number of write requests responded to by this memory
system.physmem.num_other 0 # Number of other requests responded to by this memory
system.physmem.bw_read 4692987 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read 1970181 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total 4692987 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 191 # Number of system calls
system.cpu.numCycles 199323781 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 36425277 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 21814093 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 2195714 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 21857400 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 17699652 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 6983514 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 50540 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 40843667 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 325977974 # Number of instructions fetch has processed
system.cpu.fetch.Branches 36425277 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 24683166 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 73206871 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 8096294 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 79308750 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 14 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 3272 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 39251627 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 692341 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 199214408 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.104516 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.205209 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 126685996 63.59% 63.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 7392332 3.71% 67.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 5861965 2.94% 70.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 6253075 3.14% 73.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4927164 2.47% 75.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 4136176 2.08% 77.93% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 3211031 1.61% 79.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 4254661 2.14% 81.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 36492008 18.32% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 199214408 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.182744 # Number of branch fetches per cycle
system.cpu.fetch.rate 1.635419 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 48091997 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 74157554 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 67325954 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 3856814 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 5782089 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 7547074 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 69910 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 411121431 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 208451 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 5782089 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 55063328 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 1232045 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 57746804 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 64402683 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 14987459 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 399689928 # Number of instructions processed by rename
system.cpu.rename.IQFullEvents 40994 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 8558988 # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents 23 # Number of times there has been no free registers
system.cpu.rename.RenamedOperands 436461452 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 2357603268 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1290965650 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 1066637618 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 384568055 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 51893397 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 3989281 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 4086766 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 48885430 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 104583194 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 92996995 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 2832218 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 4219793 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 383881743 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 3901955 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 374859266 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 1372272 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 37676176 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 103140014 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 346328 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 199214408 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.881688 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.014261 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 75091477 37.69% 37.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 33471491 16.80% 54.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 23546496 11.82% 66.32% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 17816115 8.94% 75.26% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 22176914 11.13% 86.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 15007629 7.53% 93.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 8468208 4.25% 98.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 2797235 1.40% 99.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 838843 0.42% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 199214408 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 3057 0.02% 0.02% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 5025 0.03% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 0.05% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 40437 0.24% 0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 0.29% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 3591 0.02% 0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 364 0.00% 0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 3 0.00% 0.31% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 63031 0.37% 0.68% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 1376 0.01% 0.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 149950 0.89% 1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 8836509 52.25% 53.83% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 7809442 46.17% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 127218722 33.94% 33.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 2147662 0.57% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 4 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 1 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 34.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 6752754 1.80% 36.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 36.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 8445549 2.25% 38.57% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 3419085 0.91% 39.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 1579460 0.42% 39.90% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 20849528 5.56% 45.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 7172342 1.91% 47.37% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 7118324 1.90% 49.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 175287 0.05% 49.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 101990541 27.21% 76.53% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 87990007 23.47% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 374859266 # Type of FU issued
system.cpu.iq.rate 1.880655 # Inst issue rate
system.cpu.iq.fu_busy_cnt 16912785 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.045118 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 719593529 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 296504031 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 250306667 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 247624468 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 128964922 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 117586691 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 264413654 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 127358397 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 8761278 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 9934214 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 114912 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 9298 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 10621174 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 12907 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 180 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 5782089 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 25749 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 2296 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 387833269 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 1480942 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 104583194 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 92996995 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 3890825 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 126 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 225 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 9298 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 1748842 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 550283 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 2299125 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 370161123 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 100475616 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 4698143 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 49571 # number of nop insts executed
system.cpu.iew.exec_refs 187121240 # number of memory reference insts executed
system.cpu.iew.exec_branches 32102790 # Number of branches executed
system.cpu.iew.exec_stores 86645624 # Number of stores executed
system.cpu.iew.exec_rate 1.857085 # Inst execution rate
system.cpu.iew.wb_sent 368581318 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 367893358 # cumulative count of insts written-back
system.cpu.iew.wb_producers 175547849 # num instructions producing a value
system.cpu.iew.wb_consumers 345820695 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.845707 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.507627 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 273038498 # The number of committed instructions
system.cpu.commit.commitCommittedOps 349066223 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 38767213 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 3555627 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 2167826 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 193432320 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.804591 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.360078 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 83176077 43.00% 43.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 39065690 20.20% 63.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 17086597 8.83% 72.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 13450710 6.95% 78.98% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 14290443 7.39% 86.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 7491330 3.87% 90.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 3442946 1.78% 92.02% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 3229105 1.67% 93.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 12199422 6.31% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 193432320 # Number of insts commited each cycle
system.cpu.commit.committedInsts 273038498 # Number of instructions committed
system.cpu.commit.committedOps 349066223 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 177024801 # Number of memory references committed
system.cpu.commit.loads 94648980 # Number of loads committed
system.cpu.commit.membars 11033 # Number of memory barriers committed
system.cpu.commit.branches 30521876 # Number of branches committed
system.cpu.commit.fp_insts 114216705 # Number of committed floating point instructions.
system.cpu.commit.int_insts 279585540 # Number of committed integer instructions.
system.cpu.commit.function_calls 6225112 # Number of function calls committed.
system.cpu.commit.bw_lim_events 12199422 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 569063811 # The number of ROB reads
system.cpu.rob.rob_writes 781450888 # The number of ROB writes
system.cpu.timesIdled 2411 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 109373 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 273037886 # Number of Instructions Simulated
system.cpu.committedOps 349065611 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 273037886 # Number of Instructions Simulated
system.cpu.cpi 0.730022 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.730022 # CPI: Total CPI of All Threads
system.cpu.ipc 1.369821 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.369821 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1768986911 # number of integer regfile reads
system.cpu.int_regfile_writes 233848403 # number of integer regfile writes
system.cpu.fp_regfile_reads 187568002 # number of floating regfile reads
system.cpu.fp_regfile_writes 132321236 # number of floating regfile writes
system.cpu.misc_regfile_reads 981099777 # number of misc regfile reads
system.cpu.misc_regfile_writes 34422237 # number of misc regfile writes
system.cpu.icache.replacements 14037 # number of replacements
system.cpu.icache.tagsinuse 1859.121830 # Cycle average of tags in use
system.cpu.icache.total_refs 39234784 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 15929 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 2463.104024 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1859.121830 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.907774 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.907774 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 39234786 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 39234786 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 39234786 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 39234786 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 39234786 # number of overall hits
system.cpu.icache.overall_hits::total 39234786 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 16841 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 16841 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 16841 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 16841 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 16841 # number of overall misses
system.cpu.icache.overall_misses::total 16841 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 208423500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 208423500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 208423500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 208423500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 208423500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 208423500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 39251627 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 39251627 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 39251627 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 39251627 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 39251627 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 39251627 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000429 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000429 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000429 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 12375.957485 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 12375.957485 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 12375.957485 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 888 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 888 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 888 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 888 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 888 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 888 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 15953 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 15953 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 15953 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 15953 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 15953 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 15953 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 137773000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 137773000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 137773000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 137773000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 137773000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 137773000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000406 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000406 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000406 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 8636.181283 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 8636.181283 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 8636.181283 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1416 # number of replacements
system.cpu.dcache.tagsinuse 3097.112853 # Cycle average of tags in use
system.cpu.dcache.total_refs 173600890 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 4598 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 37755.739452 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 3097.112853 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.756131 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.756131 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 91544700 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 91544700 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 82033348 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 82033348 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 11669 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 11669 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 11136 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 11136 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 173578048 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 173578048 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 173578048 # number of overall hits
system.cpu.dcache.overall_hits::total 173578048 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 3368 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 3368 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 19314 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 19314 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 2 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 2 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 22682 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 22682 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 22682 # number of overall misses
system.cpu.dcache.overall_misses::total 22682 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 110168000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 110168000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 637892000 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 637892000 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 76000 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 748060000 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 748060000 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 748060000 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 748060000 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 91548068 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 91548068 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 82052662 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 82052662 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 11671 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 11671 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 11136 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 11136 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 173600730 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 173600730 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 173600730 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 173600730 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.000037 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.000235 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000171 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.000131 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.000131 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 32710.213777 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 33027.441234 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 38000 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 32980.336831 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 32980.336831 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 317500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 14 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 22678.571429 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 1038 # number of writebacks
system.cpu.dcache.writebacks::total 1038 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 1605 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 1605 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 16455 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 16455 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 2 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 18060 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 18060 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 18060 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 18060 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1763 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1763 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 2859 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 2859 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 4622 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 4622 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 4622 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 4622 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 53565000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 53565000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 101664500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 101664500 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 155229500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 155229500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 155229500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 155229500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.000019 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000035 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.000027 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30382.870108 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 35559.461350 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 33584.919948 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 33584.919948 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 62 # number of replacements
system.cpu.l2cache.tagsinuse 3962.463851 # Cycle average of tags in use
system.cpu.l2cache.total_refs 13233 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 5422 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 2.440612 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 380.682257 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 2812.020473 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 769.761121 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.011618 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.085816 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.023491 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.120925 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 12854 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 293 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 13147 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 1038 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 1038 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 18 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 18 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 12854 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 311 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 13165 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 12854 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 311 # number of overall hits
system.cpu.l2cache.overall_hits::total 13165 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 3075 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1470 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 4545 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 24 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 24 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 2817 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 2817 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 3075 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 4287 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 7362 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 3075 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 4287 # number of overall misses
system.cpu.l2cache.overall_misses::total 7362 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 105351500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 50523000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 155874500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 97095500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 97095500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 105351500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 147618500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 252970000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 105351500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 147618500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 252970000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 15929 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1763 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 17692 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 1038 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 1038 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 24 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 24 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 2835 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 2835 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 15929 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 4598 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 20527 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 15929 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 4598 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 20527 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.193044 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.833806 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 1 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.993651 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.193044 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.932362 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.193044 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.932362 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 34260.650407 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34369.387755 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 34467.696131 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 34260.650407 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34433.986471 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 34260.650407 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34433.986471 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs no_value # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets no_value # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 7 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 47 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 54 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 7 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 47 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 54 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 7 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 47 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 54 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 3068 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1423 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 4491 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 24 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 24 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 2817 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 2817 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 3068 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 4240 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 7308 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 3068 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 4240 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 7308 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 95355500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 44533000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 139888500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 744000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 744000 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 88103500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 88103500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 95355500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 132636500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 227992000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 95355500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 132636500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 227992000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.192605 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.807147 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 1 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.993651 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.192605 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.922140 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.192605 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.922140 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 31080.671447 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31295.151089 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 31000 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 31275.647852 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 31080.671447 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31282.193396 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 31080.671447 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31282.193396 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|