blob: edb370512112292040027bd3bd7f098f5dc8af0c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.212344 # Number of seconds simulated
sim_ticks 212344043000 # Number of ticks simulated
final_tick 212344043000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 1152169 # Simulator instruction rate (inst/s)
host_op_rate 1472992 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 896053064 # Simulator tick rate (ticks/s)
host_mem_usage 309060 # Number of bytes of host memory used
host_seconds 236.98 # Real time elapsed on the host
sim_insts 273037663 # Number of instructions simulated
sim_ops 349065399 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 1394641404 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 480709268 # Number of bytes read from this memory
system.physmem.bytes_read::total 1875350672 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 1394641404 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 1394641404 # Number of instructions bytes read from this memory
system.physmem.bytes_written::cpu.data 400047783 # Number of bytes written to this memory
system.physmem.bytes_written::total 400047783 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 348660351 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 94582505 # Number of read requests responded to by this memory
system.physmem.num_reads::total 443242856 # Number of read requests responded to by this memory
system.physmem.num_writes::cpu.data 82063572 # Number of write requests responded to by this memory
system.physmem.num_writes::total 82063572 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 6567838609 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 2263822715 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 8831661324 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 6567838609 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 6567838609 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::cpu.data 1883960470 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 1883960470 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 6567838609 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 4147783185 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 10715621794 # Total bandwidth to/from this memory (bytes/s)
system.membus.throughput 10715621794 # Throughput (bytes/s)
system.membus.data_through_bus 2275398455 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 191 # Number of system calls
system.cpu.numCycles 424688087 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.committedInsts 273037663 # Number of instructions committed
system.cpu.committedOps 349065399 # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses 279584918 # Number of integer alu accesses
system.cpu.num_fp_alu_accesses 114216705 # Number of float alu accesses
system.cpu.num_func_calls 12448615 # number of times a function call or return occured
system.cpu.num_conditional_control_insts 18105897 # number of instructions that are conditional controls
system.cpu.num_int_insts 279584918 # number of integer instructions
system.cpu.num_fp_insts 114216705 # number of float instructions
system.cpu.num_int_register_reads 2254222459 # number of times the integer registers were read
system.cpu.num_int_register_writes 251197905 # number of times the integer registers were written
system.cpu.num_fp_register_reads 180262959 # number of times the floating registers were read
system.cpu.num_fp_register_writes 126152315 # number of times the floating registers were written
system.cpu.num_mem_refs 177024356 # number of memory refs
system.cpu.num_load_insts 94648757 # Number of load instructions
system.cpu.num_store_insts 82375599 # Number of store instructions
system.cpu.num_idle_cycles 0 # Number of idle cycles
system.cpu.num_busy_cycles 424688087 # Number of busy cycles
system.cpu.not_idle_fraction 1 # Percentage of non-idle cycles
system.cpu.idle_fraction 0 # Percentage of idle cycles
system.cpu.Branches 30563502 # Number of branches fetched
system.cpu.op_class::No_OpClass 0 0.00% 0.00% # Class of executed instruction
system.cpu.op_class::IntAlu 116649415 33.42% 33.42% # Class of executed instruction
system.cpu.op_class::IntMult 2145905 0.61% 34.03% # Class of executed instruction
system.cpu.op_class::IntDiv 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::FloatAdd 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::FloatCmp 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::FloatCvt 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::FloatMult 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::FloatDiv 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::FloatSqrt 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdAdd 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdAlu 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdCmp 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdCvt 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdMisc 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdMult 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdMultAcc 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdShift 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdSqrt 0 0.00% 34.03% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd 6594343 1.89% 35.92% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu 0 0.00% 35.92% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp 7943502 2.28% 38.20% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt 3118180 0.89% 39.09% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv 1563217 0.45% 39.54% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc 19652356 5.63% 45.17% # Class of executed instruction
system.cpu.op_class::SimdFloatMult 7136937 2.04% 47.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc 7062098 2.02% 49.24% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt 175285 0.05% 49.29% # Class of executed instruction
system.cpu.op_class::MemRead 94648757 27.11% 76.40% # Class of executed instruction
system.cpu.op_class::MemWrite 82375599 23.60% 100.00% # Class of executed instruction
system.cpu.op_class::IprAccess 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch 0 0.00% 100.00% # Class of executed instruction
system.cpu.op_class::total 349065594 # Class of executed instruction
---------- End Simulation Statistics ----------
|