blob: ce136ba27f2c1e261358e2a745954806e26db2e6 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.278139 # Number of seconds simulated
sim_ticks 278139424500 # Number of ticks simulated
final_tick 278139424500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 197644 # Simulator instruction rate (inst/s)
host_op_rate 197644 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 65258345 # Simulator tick rate (ticks/s)
host_mem_usage 248388 # Number of bytes of host memory used
host_seconds 4262.13 # Real time elapsed on the host
sim_insts 842382029 # Number of instructions simulated
sim_ops 842382029 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 175936 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 18477184 # Number of bytes read from this memory
system.physmem.bytes_read::total 18653120 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 175936 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 175936 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 4267712 # Number of bytes written to this memory
system.physmem.bytes_written::total 4267712 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 2749 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 288706 # Number of read requests responded to by this memory
system.physmem.num_reads::total 291455 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 66683 # Number of write requests responded to by this memory
system.physmem.num_writes::total 66683 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 632546 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 66431374 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 67063920 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 632546 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 632546 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 15343787 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 15343787 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 15343787 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 632546 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 66431374 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 82407706 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 291455 # Number of read requests accepted
system.physmem.writeReqs 66683 # Number of write requests accepted
system.physmem.readBursts 291455 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 66683 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 18634176 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 18944 # Total number of bytes read from write queue
system.physmem.bytesWritten 4266304 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 18653120 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 4267712 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 296 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 17915 # Per bank write bursts
system.physmem.perBankRdBursts::1 18264 # Per bank write bursts
system.physmem.perBankRdBursts::2 18305 # Per bank write bursts
system.physmem.perBankRdBursts::3 18245 # Per bank write bursts
system.physmem.perBankRdBursts::4 18154 # Per bank write bursts
system.physmem.perBankRdBursts::5 18231 # Per bank write bursts
system.physmem.perBankRdBursts::6 18323 # Per bank write bursts
system.physmem.perBankRdBursts::7 18314 # Per bank write bursts
system.physmem.perBankRdBursts::8 18231 # Per bank write bursts
system.physmem.perBankRdBursts::9 18221 # Per bank write bursts
system.physmem.perBankRdBursts::10 18215 # Per bank write bursts
system.physmem.perBankRdBursts::11 18383 # Per bank write bursts
system.physmem.perBankRdBursts::12 18244 # Per bank write bursts
system.physmem.perBankRdBursts::13 18043 # Per bank write bursts
system.physmem.perBankRdBursts::14 17967 # Per bank write bursts
system.physmem.perBankRdBursts::15 18104 # Per bank write bursts
system.physmem.perBankWrBursts::0 4125 # Per bank write bursts
system.physmem.perBankWrBursts::1 4164 # Per bank write bursts
system.physmem.perBankWrBursts::2 4223 # Per bank write bursts
system.physmem.perBankWrBursts::3 4160 # Per bank write bursts
system.physmem.perBankWrBursts::4 4142 # Per bank write bursts
system.physmem.perBankWrBursts::5 4099 # Per bank write bursts
system.physmem.perBankWrBursts::6 4262 # Per bank write bursts
system.physmem.perBankWrBursts::7 4226 # Per bank write bursts
system.physmem.perBankWrBursts::8 4233 # Per bank write bursts
system.physmem.perBankWrBursts::9 4185 # Per bank write bursts
system.physmem.perBankWrBursts::10 4150 # Per bank write bursts
system.physmem.perBankWrBursts::11 4241 # Per bank write bursts
system.physmem.perBankWrBursts::12 4098 # Per bank write bursts
system.physmem.perBankWrBursts::13 4100 # Per bank write bursts
system.physmem.perBankWrBursts::14 4096 # Per bank write bursts
system.physmem.perBankWrBursts::15 4157 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 278139341500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 291455 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 66683 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 211494 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 46714 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 32763 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 157 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 25 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 5 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 968 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 969 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 2055 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4173 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4049 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 4048 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 4397 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 4078 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 4070 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 4080 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 4072 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 4371 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 4578 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 4103 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 4061 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 4265 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 4282 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 4047 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 2 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 100451 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 227.952415 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 146.081554 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 279.010577 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 36030 35.87% 35.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 42282 42.09% 77.96% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 10217 10.17% 88.13% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 414 0.41% 88.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 384 0.38% 88.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 317 0.32% 89.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 757 0.75% 90.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1270 1.26% 91.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 8780 8.74% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 100451 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 4045 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 70.301854 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 36.144651 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 769.722850 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047 4038 99.83% 99.83% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::10240-12287 1 0.02% 99.85% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::12288-14335 1 0.02% 99.88% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::14336-16383 4 0.10% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::32768-34815 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 4045 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 4045 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.479852 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.458498 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 0.856350 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 3077 76.07% 76.07% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 963 23.81% 99.88% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 5 0.12% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 4045 # Writes before turning the bus around for reads
system.physmem.totQLat 3340616250 # Total ticks spent queuing
system.physmem.totMemAccLat 8799847500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 1455795000 # Total ticks spent in databus transfers
system.physmem.avgQLat 11473.51 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 30223.51 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 67.00 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 15.34 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 67.06 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 15.34 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.64 # Data bus utilization in percentage
system.physmem.busUtilRead 0.52 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.12 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.39 # Average write queue length when enqueuing
system.physmem.readRowHits 206977 # Number of row buffer hits during reads
system.physmem.writeRowHits 50379 # Number of row buffer hits during writes
system.physmem.readRowHitRate 71.09 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 75.55 # Row buffer hit rate for writes
system.physmem.avgGap 776626.17 # Average gap between requests
system.physmem.pageHitRate 71.92 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 74109656250 # Time in different power states
system.physmem.memoryStateTime::REF 9287460000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 194735825750 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem.actEnergy::0 377969760 # Energy for activate commands per rank (pJ)
system.physmem.actEnergy::1 381175200 # Energy for activate commands per rank (pJ)
system.physmem.preEnergy::0 206233500 # Energy for precharge commands per rank (pJ)
system.physmem.preEnergy::1 207982500 # Energy for precharge commands per rank (pJ)
system.physmem.readEnergy::0 1136124600 # Energy for read commands per rank (pJ)
system.physmem.readEnergy::1 1133831400 # Energy for read commands per rank (pJ)
system.physmem.writeEnergy::0 216438480 # Energy for write commands per rank (pJ)
system.physmem.writeEnergy::1 215524800 # Energy for write commands per rank (pJ)
system.physmem.refreshEnergy::0 18166271760 # Energy for refresh commands per rank (pJ)
system.physmem.refreshEnergy::1 18166271760 # Energy for refresh commands per rank (pJ)
system.physmem.actBackEnergy::0 79684218180 # Energy for active background per rank (pJ)
system.physmem.actBackEnergy::1 79920417060 # Energy for active background per rank (pJ)
system.physmem.preBackEnergy::0 96981320250 # Energy for precharge background per rank (pJ)
system.physmem.preBackEnergy::1 96774128250 # Energy for precharge background per rank (pJ)
system.physmem.totalEnergy::0 196768576530 # Total energy per rank (pJ)
system.physmem.totalEnergy::1 196799330970 # Total energy per rank (pJ)
system.physmem.averagePower::0 707.462354 # Core power per rank (mW)
system.physmem.averagePower::1 707.572929 # Core power per rank (mW)
system.membus.trans_dist::ReadReq 224829 # Transaction distribution
system.membus.trans_dist::ReadResp 224829 # Transaction distribution
system.membus.trans_dist::Writeback 66683 # Transaction distribution
system.membus.trans_dist::ReadExReq 66626 # Transaction distribution
system.membus.trans_dist::ReadExResp 66626 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 649593 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 649593 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22920832 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 22920832 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 358138 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 358138 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 358138 # Request fanout histogram
system.membus.reqLayer0.occupancy 956225500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.3 # Layer utilization (%)
system.membus.respLayer1.occupancy 2708510750 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 1.0 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 192497192 # Number of BP lookups
system.cpu.branchPred.condPredicted 125506208 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 11891081 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 155386216 # Number of BTB lookups
system.cpu.branchPred.BTBHits 126898467 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 81.666489 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 29014222 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 151 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 244546246 # DTB read hits
system.cpu.dtb.read_misses 309763 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 244856009 # DTB read accesses
system.cpu.dtb.write_hits 135693142 # DTB write hits
system.cpu.dtb.write_misses 31331 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 135724473 # DTB write accesses
system.cpu.dtb.data_hits 380239388 # DTB hits
system.cpu.dtb.data_misses 341094 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 380580482 # DTB accesses
system.cpu.itb.fetch_hits 197059053 # ITB hits
system.cpu.itb.fetch_misses 278 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 197059331 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 37 # Number of system calls
system.cpu.numCycles 556278850 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 202390061 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1648021471 # Number of instructions fetch has processed
system.cpu.fetch.Branches 192497192 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 155912689 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 341534414 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 24250324 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 71 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 163 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 6722 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 24 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 197059053 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 6903560 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 556056617 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.963766 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.176070 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 236849124 42.59% 42.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 30318987 5.45% 48.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 22124224 3.98% 52.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 36449383 6.55% 58.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 67846603 12.20% 70.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 21659642 3.90% 74.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 19297725 3.47% 78.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 3452517 0.62% 78.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 118058412 21.23% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 556056617 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.346044 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.962582 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 168903349 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 88724490 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 273566111 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 12744273 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 12118394 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 15366279 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 7028 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 1583865955 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 25244 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 12118394 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 176795678 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 61743317 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 13930 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 278397423 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 26987875 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1537838720 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 7334 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2373790 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 17873362 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 6849052 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 1027019192 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1768562187 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1728780266 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 39781920 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 638967158 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 388052034 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1374 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 98 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 9574141 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 372265088 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 175432833 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 40642740 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 11166161 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1304456084 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 81 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1015678873 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 8790246 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 462050270 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 427374200 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 44 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 556056617 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.826575 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.903970 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 197073815 35.44% 35.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 93100278 16.74% 52.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 91275539 16.41% 68.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 59807751 10.76% 79.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 56767795 10.21% 89.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 29817356 5.36% 94.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 17038926 3.06% 97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 7188508 1.29% 99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 3986649 0.72% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 556056617 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 2463855 10.47% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.47% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 15566694 66.15% 76.62% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 5500530 23.38% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 1276 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 579447507 57.05% 57.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 7930 0.00% 57.05% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 13181923 1.30% 58.35% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 3826542 0.38% 58.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 3339802 0.33% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 276926005 27.27% 86.32% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 138947884 13.68% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1015678873 # Type of FU issued
system.cpu.iq.rate 1.825845 # Inst issue rate
system.cpu.iq.fu_busy_cnt 23531079 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.023168 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 2548927232 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1725239923 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 940039301 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 70808456 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 41311588 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 34425282 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1002846638 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 36362038 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 50462240 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 134754491 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 1146539 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 45582 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 77131633 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2126 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 4422 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 12118394 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 60795579 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 183960 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1478937167 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 16099 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 372265088 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 175432833 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 79 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 26971 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 168750 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 45582 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 11885427 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 16182 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 11901609 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 976191371 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 244856188 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 39487502 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 174481002 # number of nop insts executed
system.cpu.iew.exec_refs 380581036 # number of memory reference insts executed
system.cpu.iew.exec_branches 129104728 # Number of branches executed
system.cpu.iew.exec_stores 135724848 # Number of stores executed
system.cpu.iew.exec_rate 1.754860 # Inst execution rate
system.cpu.iew.wb_sent 974983742 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 974464583 # cumulative count of insts written-back
system.cpu.iew.wb_producers 556223277 # num instructions producing a value
system.cpu.iew.wb_consumers 832224680 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.751756 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.668357 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 543106202 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 11884314 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 483349873 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.921150 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.600543 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 205286712 42.47% 42.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 102225167 21.15% 63.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 51816081 10.72% 74.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 25666887 5.31% 79.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 21541208 4.46% 84.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 9141976 1.89% 86.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 10432211 2.16% 88.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 6655388 1.38% 89.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 50584243 10.47% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 483349873 # Number of insts commited each cycle
system.cpu.commit.committedInsts 928587628 # Number of instructions committed
system.cpu.commit.committedOps 928587628 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 335811797 # Number of memory references committed
system.cpu.commit.loads 237510597 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 123111018 # Number of branches committed
system.cpu.commit.fp_insts 33436273 # Number of committed floating point instructions.
system.cpu.commit.int_insts 821934723 # Number of committed integer instructions.
system.cpu.commit.function_calls 18524163 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 86206875 9.28% 9.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 486529510 52.39% 61.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 7040 0.00% 61.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 61.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 13018262 1.40% 63.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 3826477 0.41% 63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 3187663 0.34% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 4 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 237510597 25.58% 89.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 98301200 10.59% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 928587628 # Class of committed instruction
system.cpu.commit.bw_lim_events 50584243 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1901838322 # The number of ROB reads
system.cpu.rob.rob_writes 3016095658 # The number of ROB writes
system.cpu.timesIdled 3295 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 222233 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 842382029 # Number of Instructions Simulated
system.cpu.committedOps 842382029 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.660364 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.660364 # CPI: Total CPI of All Threads
system.cpu.ipc 1.514316 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.514316 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1237260763 # number of integer regfile reads
system.cpu.int_regfile_writes 705832198 # number of integer regfile writes
system.cpu.fp_regfile_reads 36691509 # number of floating regfile reads
system.cpu.fp_regfile_writes 24411335 # number of floating regfile writes
system.cpu.misc_regfile_reads 1 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.toL2Bus.trans_dist::ReadReq 718899 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 718898 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 91488 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 68835 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 68835 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 12761 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1654194 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 1666955 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 408320 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55861824 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 56270144 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 879222 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 879222 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 879222 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 531099000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 10065500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 1207435500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%)
system.cpu.icache.tags.replacements 4667 # number of replacements
system.cpu.icache.tags.tagsinuse 1655.176031 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 197050731 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 6380 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 30885.694514 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1655.176031 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.808191 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.808191 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1713 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 69 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 1559 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.836426 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 394124484 # Number of tag accesses
system.cpu.icache.tags.data_accesses 394124484 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 197050731 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 197050731 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 197050731 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 197050731 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 197050731 # number of overall hits
system.cpu.icache.overall_hits::total 197050731 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 8321 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 8321 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 8321 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 8321 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 8321 # number of overall misses
system.cpu.icache.overall_misses::total 8321 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 333298749 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 333298749 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 333298749 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 333298749 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 333298749 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 333298749 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 197059052 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 197059052 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 197059052 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 197059052 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 197059052 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 197059052 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000042 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000042 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000042 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000042 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000042 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000042 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 40055.131475 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 40055.131475 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 40055.131475 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 40055.131475 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 40055.131475 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 40055.131475 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 711 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 11 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 64.636364 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1940 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1940 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1940 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1940 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1940 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1940 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 6381 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 6381 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 6381 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 6381 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 6381 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 6381 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 242585749 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 242585749 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 242585749 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 242585749 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 242585749 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 242585749 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000032 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000032 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000032 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 38016.885911 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 38016.885911 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 38016.885911 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 38016.885911 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 38016.885911 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 38016.885911 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 258677 # number of replacements
system.cpu.l2cache.tags.tagsinuse 32635.114541 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 518852 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 291414 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 1.780464 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 2797.134842 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 68.663964 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 29769.315735 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.085362 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002095 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.908487 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.995945 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 32737 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 166 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 194 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 535 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5321 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26521 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999054 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 7394025 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 7394025 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 3631 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 490438 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 494069 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 91488 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 91488 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 2209 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 2209 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 3631 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 492647 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 496278 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 3631 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 492647 # number of overall hits
system.cpu.l2cache.overall_hits::total 496278 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 2750 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 222080 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 224830 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 66626 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 66626 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 2750 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 288706 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 291456 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 2750 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 288706 # number of overall misses
system.cpu.l2cache.overall_misses::total 291456 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 199870250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 16237138000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 16437008250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5126307000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 5126307000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 199870250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 21363445000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 21563315250 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 199870250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 21363445000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 21563315250 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 6381 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 712518 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 718899 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 91488 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 91488 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 68835 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 68835 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 6381 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 781353 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 787734 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 6381 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 781353 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 787734 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.430967 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.311683 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.312742 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.967909 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.967909 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.430967 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.369495 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.369993 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.430967 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.369495 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.369993 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 72680.090909 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 73113.913905 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 73108.607615 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 76941.539339 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 76941.539339 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 72680.090909 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 73997.232479 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 73984.804739 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 72680.090909 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 73997.232479 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 73984.804739 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 66683 # number of writebacks
system.cpu.l2cache.writebacks::total 66683 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2750 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 222080 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 224830 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66626 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 66626 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 2750 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 288706 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 291456 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 2750 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 288706 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 291456 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 165177750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 13468674500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13633852250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4310685500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4310685500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 165177750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 17779360000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 17944537750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 165177750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 17779360000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 17944537750 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.430967 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.311683 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.312742 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.967909 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.967909 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.430967 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.369495 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.369993 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.430967 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.369495 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.369993 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60064.636364 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60647.849874 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60640.716319 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 64699.749347 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 64699.749347 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60064.636364 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61582.925190 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61568.599548 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60064.636364 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61582.925190 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61568.599548 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 777257 # number of replacements
system.cpu.dcache.tags.tagsinuse 4093.039658 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 289884062 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 781353 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 371.002686 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 354263250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4093.039658 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999277 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999277 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 93 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 294 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 967 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 2500 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4 242 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 585539447 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 585539447 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 192500682 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 192500682 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 97383359 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 97383359 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 21 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 21 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 289884041 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 289884041 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 289884041 # number of overall hits
system.cpu.dcache.overall_hits::total 289884041 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1577144 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1577144 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 917841 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 917841 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2494985 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2494985 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2494985 # number of overall misses
system.cpu.dcache.overall_misses::total 2494985 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 79985151750 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 79985151750 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 57294656713 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 57294656713 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 137279808463 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 137279808463 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 137279808463 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 137279808463 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 194077826 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 194077826 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 98301200 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 98301200 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 21 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 21 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 292379026 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 292379026 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 292379026 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 292379026 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.008126 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.008126 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.009337 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.009337 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.008533 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.008533 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.008533 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.008533 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 50715.186280 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50715.186280 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 62423.291957 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 62423.291957 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 55022.298115 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 55022.298115 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 55022.298115 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 55022.298115 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 21941 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 56666 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 465 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 517 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 47.184946 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 109.605416 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 91488 # number of writebacks
system.cpu.dcache.writebacks::total 91488 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 864626 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 864626 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 849006 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 849006 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1713632 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1713632 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1713632 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1713632 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712518 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 712518 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 68835 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 68835 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 781353 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 781353 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 781353 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 781353 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21854414000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 21854414000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5217448748 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5217448748 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 27071862748 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 27071862748 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 27071862748 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 27071862748 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003671 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003671 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000700 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000700 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002672 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.002672 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002672 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.002672 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30672.086881 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30672.086881 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 75796.451631 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75796.451631 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34647.416402 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34647.416402 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34647.416402 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34647.416402 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|