blob: 042c81ef086d542acaa4d87b67b4528b38f1430e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.646278 # Number of seconds simulated
sim_ticks 646278131000 # Number of ticks simulated
final_tick 646278131000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 212773 # Simulator instruction rate (inst/s)
host_op_rate 212773 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 75429257 # Simulator tick rate (ticks/s)
host_mem_usage 229040 # Number of bytes of host memory used
host_seconds 8568.00 # Real time elapsed on the host
sim_insts 1823043370 # Number of instructions simulated
sim_ops 1823043370 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 191680 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 94465088 # Number of bytes read from this memory
system.physmem.bytes_read::total 94656768 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 191680 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 191680 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 4281472 # Number of bytes written to this memory
system.physmem.bytes_written::total 4281472 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 2995 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 1476017 # Number of read requests responded to by this memory
system.physmem.num_reads::total 1479012 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 66898 # Number of write requests responded to by this memory
system.physmem.num_writes::total 66898 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 296591 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 146167855 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 146464445 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 296591 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 296591 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 6624813 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 6624813 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 6624813 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 296591 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 146167855 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 153089259 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 528353322 # DTB read hits
system.cpu.dtb.read_misses 626455 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 528979777 # DTB read accesses
system.cpu.dtb.write_hits 292227311 # DTB write hits
system.cpu.dtb.write_misses 54391 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 292281702 # DTB write accesses
system.cpu.dtb.data_hits 820580633 # DTB hits
system.cpu.dtb.data_misses 680846 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 821261479 # DTB accesses
system.cpu.itb.fetch_hits 401438115 # ITB hits
system.cpu.itb.fetch_misses 852 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 401438967 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 39 # Number of system calls
system.cpu.numCycles 1292556263 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 394747270 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 256599366 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 27590844 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 323468940 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 262010178 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 57787448 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 7273 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 421195056 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 3322341707 # Number of instructions fetch has processed
system.cpu.fetch.Branches 394747270 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 319797626 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 638354680 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 162914777 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 98034183 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 162 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 9273 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 401438115 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 8412038 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 1292428853 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.570619 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.140035 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 654074173 50.61% 50.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 60911661 4.71% 55.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 43750931 3.39% 58.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 72637907 5.62% 64.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 126293368 9.77% 74.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 45669959 3.53% 77.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 41606825 3.22% 80.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 7021986 0.54% 81.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 240462043 18.61% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 1292428853 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.305400 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.570365 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 452871359 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 80658875 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 614115226 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 9960098 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 134823295 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 34649231 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 12312 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 3231646724 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 46688 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 134823295 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 482927881 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 33597057 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 26321 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 592678256 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 48376043 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 3142025534 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 359 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 11387 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 42577596 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 2088048295 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 3654580538 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 3537192552 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 117387986 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 1384969070 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 703079225 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 4247 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 139 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 143016933 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 739120184 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 360450433 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 67842482 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 9359459 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 2647443518 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 119 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 2196739038 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 17945817 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 824288888 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 711675230 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 80 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 1292428853 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.699698 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.805222 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 470829214 36.43% 36.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 219635474 16.99% 53.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 252835920 19.56% 72.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 120249082 9.30% 82.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 106312850 8.23% 90.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 78591497 6.08% 96.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 21017975 1.63% 98.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 17286985 1.34% 99.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 5669856 0.44% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 1292428853 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 1140834 3.16% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 3.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 24068551 66.72% 69.88% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 10866173 30.12% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 2752 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 1257954368 57.26% 57.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 16688 0.00% 57.27% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 29223285 1.33% 58.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 8254700 0.38% 58.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 7204654 0.33% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.30% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 590393009 26.88% 86.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 303689578 13.82% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 2196739038 # Type of FU issued
system.cpu.iq.rate 1.699531 # Inst issue rate
system.cpu.iq.fu_busy_cnt 36075558 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.016422 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 5585448848 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 3387972541 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 2024033733 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 154479456 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 83833082 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 75371142 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 2153745376 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 79066468 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 69378492 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 228050158 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 2255425 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 75959 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 149655537 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 4423 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 39 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 134823295 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 4267154 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 460832 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 3006059050 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 2702145 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 739120184 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 360450433 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 119 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 451591 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 5232 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 75959 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 27593158 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 31610 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 27624768 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 2105923301 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 528979869 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 90815737 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 358615413 # number of nop insts executed
system.cpu.iew.exec_refs 821261997 # number of memory reference insts executed
system.cpu.iew.exec_branches 282350798 # Number of branches executed
system.cpu.iew.exec_stores 292282128 # Number of stores executed
system.cpu.iew.exec_rate 1.629270 # Inst execution rate
system.cpu.iew.wb_sent 2102194150 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 2099404875 # cumulative count of insts written-back
system.cpu.iew.wb_producers 1185212781 # num instructions producing a value
system.cpu.iew.wb_consumers 1754721969 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.624227 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.675442 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitCommittedInsts 2008987604 # The number of committed instructions
system.cpu.commit.commitCommittedOps 2008987604 # The number of committed instructions
system.cpu.commit.commitSquashedInsts 980398498 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 39 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 27578641 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 1157605558 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.735468 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.494432 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 541345046 46.76% 46.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 227581474 19.66% 66.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 119272187 10.30% 76.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 56742029 4.90% 81.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 51019589 4.41% 86.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 24162951 2.09% 88.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 18255182 1.58% 89.70% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 15605334 1.35% 91.05% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 103621766 8.95% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 1157605558 # Number of insts commited each cycle
system.cpu.commit.committedInsts 2008987604 # Number of instructions committed
system.cpu.commit.committedOps 2008987604 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 721864922 # Number of memory references committed
system.cpu.commit.loads 511070026 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 266706457 # Number of branches committed
system.cpu.commit.fp_insts 71824891 # Number of committed floating point instructions.
system.cpu.commit.int_insts 1778941351 # Number of committed integer instructions.
system.cpu.commit.function_calls 39955347 # Number of function calls committed.
system.cpu.commit.bw_lim_events 103621766 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 4037733484 # The number of ROB reads
system.cpu.rob.rob_writes 6113598013 # The number of ROB writes
system.cpu.timesIdled 3574 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 127410 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 1823043370 # Number of Instructions Simulated
system.cpu.committedOps 1823043370 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 1823043370 # Number of Instructions Simulated
system.cpu.cpi 0.709010 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.709010 # CPI: Total CPI of All Threads
system.cpu.ipc 1.410417 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.410417 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 2681938582 # number of integer regfile reads
system.cpu.int_regfile_writes 1518871452 # number of integer regfile writes
system.cpu.fp_regfile_reads 81943465 # number of floating regfile reads
system.cpu.fp_regfile_writes 54033824 # number of floating regfile writes
system.cpu.misc_regfile_reads 1 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.icache.replacements 8410 # number of replacements
system.cpu.icache.tagsinuse 1670.523326 # Cycle average of tags in use
system.cpu.icache.total_refs 401426768 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 10133 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 39615.786835 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1670.523326 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.815685 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.815685 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 401426768 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 401426768 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 401426768 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 401426768 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 401426768 # number of overall hits
system.cpu.icache.overall_hits::total 401426768 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 11347 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 11347 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 11347 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 11347 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 11347 # number of overall misses
system.cpu.icache.overall_misses::total 11347 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 204563500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 204563500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 204563500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 204563500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 204563500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 204563500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 401438115 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 401438115 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 401438115 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 401438115 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 401438115 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 401438115 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000028 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000028 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000028 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000028 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000028 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000028 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18027.980964 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18027.980964 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 18027.980964 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18027.980964 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 18027.980964 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18027.980964 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1213 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1213 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1213 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1213 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1213 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1213 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 10134 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 10134 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 10134 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 10134 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 10134 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 10134 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 139352000 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 139352000 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 139352000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 139352000 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 139352000 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 139352000 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000025 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000025 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000025 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000025 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13750.937438 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13750.937438 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13750.937438 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13750.937438 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13750.937438 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13750.937438 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 1528066 # number of replacements
system.cpu.dcache.tagsinuse 4095.024861 # Cycle average of tags in use
system.cpu.dcache.total_refs 667221349 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 1532162 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 435.477025 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 286461000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4095.024861 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.999762 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.999762 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 457042035 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 457042035 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 210179266 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 210179266 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 48 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 48 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 667221301 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 667221301 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 667221301 # number of overall hits
system.cpu.dcache.overall_hits::total 667221301 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1928301 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1928301 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 615630 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 615630 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 2543931 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2543931 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2543931 # number of overall misses
system.cpu.dcache.overall_misses::total 2543931 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 76609230000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 76609230000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 30362374985 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 30362374985 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 106971604985 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 106971604985 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 106971604985 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 106971604985 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 458970336 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 458970336 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 210794896 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 210794896 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 48 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 48 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 669765232 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 669765232 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 669765232 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 669765232 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004201 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.004201 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.002921 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.002921 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.003798 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.003798 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.003798 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.003798 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 39728.875316 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39728.875316 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 49319.193322 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49319.193322 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42049.727365 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42049.727365 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42049.727365 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42049.727365 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 174500 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 21500 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 19 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 9184.210526 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 21500 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 109390 # number of writebacks
system.cpu.dcache.writebacks::total 109390 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 467746 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 467746 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 544023 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 544023 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1011769 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1011769 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1011769 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1011769 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 1460555 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 1460555 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 71607 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 71607 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 1532162 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 1532162 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 1532162 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 1532162 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 50266374000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 50266374000 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 3176553000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 3176553000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 53442927000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 53442927000 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 53442927000 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 53442927000 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003182 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003182 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000340 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000340 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002288 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.002288 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002288 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.002288 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 34415.940516 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34415.940516 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 44360.928401 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 44360.928401 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34880.728670 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34880.728670 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34880.728670 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34880.728670 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 1480672 # number of replacements
system.cpu.l2cache.tagsinuse 32700.801266 # Cycle average of tags in use
system.cpu.l2cache.total_refs 66336 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 1513408 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.043832 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 3222.422706 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 46.121130 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 29432.257430 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.098341 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.001408 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.898201 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.997949 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 7139 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 51386 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 58525 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 109390 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 109390 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 4759 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 4759 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 7139 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 56145 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 63284 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 7139 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 56145 # number of overall hits
system.cpu.l2cache.overall_hits::total 63284 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 2995 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 1409163 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 1412158 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 66854 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 66854 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 2995 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 1476017 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 1479012 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 2995 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 1476017 # number of overall misses
system.cpu.l2cache.overall_misses::total 1479012 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 106968000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 48399950500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 48506918500 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 2813587500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 2813587500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 106968000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 51213538000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 51320506000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 106968000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 51213538000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 51320506000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 10134 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 1460549 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 1470683 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 109390 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 109390 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 71613 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 71613 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 10134 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 1532162 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 1542296 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 10134 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 1532162 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 1542296 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.295540 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.964817 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.960206 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.933546 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.933546 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.295540 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.963356 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.958968 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.295540 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.963356 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.958968 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35715.525876 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34346.594752 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34349.498073 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 42085.552099 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 42085.552099 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35715.525876 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 34697.119342 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 34699.181616 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35715.525876 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 34697.119342 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 34699.181616 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 107500 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 20 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 5375 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 66898 # number of writebacks
system.cpu.l2cache.writebacks::total 66898 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2995 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 1409163 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 1412158 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66854 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 66854 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 2995 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 1476017 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 1479012 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 2995 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 1476017 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 1479012 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 97365000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 43717529000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 43814894000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 2612258000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 2612258000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 97365000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 46329787000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 46427152000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 97365000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 46329787000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 46427152000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.295540 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.964817 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.960206 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.933546 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.933546 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.295540 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.963356 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.958968 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.295540 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.963356 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.958968 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32509.181970 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31023.755946 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31026.906338 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 39074.071858 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 39074.071858 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32509.181970 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 31388.383061 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 31390.652679 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32509.181970 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 31388.383061 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 31390.652679 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|