blob: 492f134ce659961c9058babd8749bb57bfd7056d (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.279669 # Number of seconds simulated
sim_ticks 279668927000 # Number of ticks simulated
final_tick 279668927000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 180963 # Simulator instruction rate (inst/s)
host_op_rate 180963 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 60079385 # Simulator tick rate (ticks/s)
host_mem_usage 306712 # Number of bytes of host memory used
host_seconds 4654.99 # Real time elapsed on the host
sim_insts 842382029 # Number of instructions simulated
sim_ops 842382029 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 176256 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 18476288 # Number of bytes read from this memory
system.physmem.bytes_read::total 18652544 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 176256 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 176256 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 4267712 # Number of bytes written to this memory
system.physmem.bytes_written::total 4267712 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 2754 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 288692 # Number of read requests responded to by this memory
system.physmem.num_reads::total 291446 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 66683 # Number of write requests responded to by this memory
system.physmem.num_writes::total 66683 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 630231 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 66064858 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 66695089 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 630231 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 630231 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 15259872 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 15259872 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 15259872 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 630231 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 66064858 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 81954961 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 291446 # Number of read requests accepted
system.physmem.writeReqs 66683 # Number of write requests accepted
system.physmem.readBursts 291446 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 66683 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 18633664 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 18880 # Total number of bytes read from write queue
system.physmem.bytesWritten 4265984 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 18652544 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 4267712 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 295 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 17911 # Per bank write bursts
system.physmem.perBankRdBursts::1 18258 # Per bank write bursts
system.physmem.perBankRdBursts::2 18306 # Per bank write bursts
system.physmem.perBankRdBursts::3 18250 # Per bank write bursts
system.physmem.perBankRdBursts::4 18158 # Per bank write bursts
system.physmem.perBankRdBursts::5 18224 # Per bank write bursts
system.physmem.perBankRdBursts::6 18321 # Per bank write bursts
system.physmem.perBankRdBursts::7 18307 # Per bank write bursts
system.physmem.perBankRdBursts::8 18228 # Per bank write bursts
system.physmem.perBankRdBursts::9 18222 # Per bank write bursts
system.physmem.perBankRdBursts::10 18213 # Per bank write bursts
system.physmem.perBankRdBursts::11 18393 # Per bank write bursts
system.physmem.perBankRdBursts::12 18247 # Per bank write bursts
system.physmem.perBankRdBursts::13 18043 # Per bank write bursts
system.physmem.perBankRdBursts::14 17966 # Per bank write bursts
system.physmem.perBankRdBursts::15 18104 # Per bank write bursts
system.physmem.perBankWrBursts::0 4125 # Per bank write bursts
system.physmem.perBankWrBursts::1 4164 # Per bank write bursts
system.physmem.perBankWrBursts::2 4223 # Per bank write bursts
system.physmem.perBankWrBursts::3 4160 # Per bank write bursts
system.physmem.perBankWrBursts::4 4142 # Per bank write bursts
system.physmem.perBankWrBursts::5 4099 # Per bank write bursts
system.physmem.perBankWrBursts::6 4262 # Per bank write bursts
system.physmem.perBankWrBursts::7 4226 # Per bank write bursts
system.physmem.perBankWrBursts::8 4233 # Per bank write bursts
system.physmem.perBankWrBursts::9 4180 # Per bank write bursts
system.physmem.perBankWrBursts::10 4150 # Per bank write bursts
system.physmem.perBankWrBursts::11 4241 # Per bank write bursts
system.physmem.perBankWrBursts::12 4098 # Per bank write bursts
system.physmem.perBankWrBursts::13 4100 # Per bank write bursts
system.physmem.perBankWrBursts::14 4096 # Per bank write bursts
system.physmem.perBankWrBursts::15 4157 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 279668837500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 291446 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 66683 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 215531 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 47086 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 28307 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 198 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 27 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 971 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 974 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 2232 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4025 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4109 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 4101 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 4085 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 4097 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 4120 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 4109 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 4725 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 4312 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 4065 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 4058 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 4125 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 4047 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 4458 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 4044 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 11 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 100388 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 228.091007 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 146.320458 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 278.791024 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 35777 35.64% 35.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 42525 42.36% 78.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 10061 10.02% 88.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 470 0.47% 88.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 508 0.51% 89.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 391 0.39% 89.39% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 492 0.49% 89.88% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1510 1.50% 91.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 8654 8.62% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 100388 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 4044 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 69.235658 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 36.129419 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 756.508896 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-2047 4037 99.83% 99.83% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::6144-8191 1 0.02% 99.85% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::14336-16383 5 0.12% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::32768-34815 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 4044 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 4044 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.482690 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.461191 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 0.859365 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 3072 75.96% 75.96% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 964 23.84% 99.80% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 8 0.20% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 4044 # Writes before turning the bus around for reads
system.physmem.totQLat 3601508250 # Total ticks spent queuing
system.physmem.totMemAccLat 9060589500 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 1455755000 # Total ticks spent in databus transfers
system.physmem.avgQLat 12369.90 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 31119.90 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 66.63 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 15.25 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 66.70 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 15.26 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.64 # Data bus utilization in percentage
system.physmem.busUtilRead 0.52 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.12 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.02 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.37 # Average write queue length when enqueuing
system.physmem.readRowHits 206952 # Number of row buffer hits during reads
system.physmem.writeRowHits 50458 # Number of row buffer hits during writes
system.physmem.readRowHitRate 71.08 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 75.67 # Row buffer hit rate for writes
system.physmem.avgGap 780916.48 # Average gap between requests
system.physmem.pageHitRate 71.94 # Row buffer hit rate, read and write combined
system.physmem_0.actEnergy 378650160 # Energy for activate commands per rank (pJ)
system.physmem_0.preEnergy 206604750 # Energy for precharge commands per rank (pJ)
system.physmem_0.readEnergy 1136467800 # Energy for read commands per rank (pJ)
system.physmem_0.writeEnergy 216438480 # Energy for write commands per rank (pJ)
system.physmem_0.refreshEnergy 18266458080 # Energy for refresh commands per rank (pJ)
system.physmem_0.actBackEnergy 79892908290 # Energy for active background per rank (pJ)
system.physmem_0.preBackEnergy 97718574000 # Energy for precharge background per rank (pJ)
system.physmem_0.totalEnergy 197816101560 # Total energy per rank (pJ)
system.physmem_0.averagePower 707.327829 # Core power per rank (mW)
system.physmem_0.memoryStateTime::IDLE 162042939000 # Time in different power states
system.physmem_0.memoryStateTime::REF 9338680000 # Time in different power states
system.physmem_0.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_0.memoryStateTime::ACT 108285182250 # Time in different power states
system.physmem_0.memoryStateTime::ACT_PDN 0 # Time in different power states
system.physmem_1.actEnergy 380207520 # Energy for activate commands per rank (pJ)
system.physmem_1.preEnergy 207454500 # Energy for precharge commands per rank (pJ)
system.physmem_1.readEnergy 1134088800 # Energy for read commands per rank (pJ)
system.physmem_1.writeEnergy 215492400 # Energy for write commands per rank (pJ)
system.physmem_1.refreshEnergy 18266458080 # Energy for refresh commands per rank (pJ)
system.physmem_1.actBackEnergy 80233432560 # Energy for active background per rank (pJ)
system.physmem_1.preBackEnergy 97419868500 # Energy for precharge background per rank (pJ)
system.physmem_1.totalEnergy 197857002360 # Total energy per rank (pJ)
system.physmem_1.averagePower 707.474077 # Core power per rank (mW)
system.physmem_1.memoryStateTime::IDLE 161543146250 # Time in different power states
system.physmem_1.memoryStateTime::REF 9338680000 # Time in different power states
system.physmem_1.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem_1.memoryStateTime::ACT 108784975000 # Time in different power states
system.physmem_1.memoryStateTime::ACT_PDN 0 # Time in different power states
system.cpu.branchPred.lookups 192995150 # Number of BP lookups
system.cpu.branchPred.condPredicted 125739221 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 11883936 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 145375032 # Number of BTB lookups
system.cpu.branchPred.BTBHits 127081867 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 87.416570 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 29018342 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 151 # Number of incorrect RAS predictions.
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 244533779 # DTB read hits
system.cpu.dtb.read_misses 309591 # DTB read misses
system.cpu.dtb.read_acv 0 # DTB read access violations
system.cpu.dtb.read_accesses 244843370 # DTB read accesses
system.cpu.dtb.write_hits 135671849 # DTB write hits
system.cpu.dtb.write_misses 31346 # DTB write misses
system.cpu.dtb.write_acv 0 # DTB write access violations
system.cpu.dtb.write_accesses 135703195 # DTB write accesses
system.cpu.dtb.data_hits 380205628 # DTB hits
system.cpu.dtb.data_misses 340937 # DTB misses
system.cpu.dtb.data_acv 0 # DTB access violations
system.cpu.dtb.data_accesses 380546565 # DTB accesses
system.cpu.itb.fetch_hits 197011138 # ITB hits
system.cpu.itb.fetch_misses 297 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 197011435 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 37 # Number of system calls
system.cpu.numCycles 559337855 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 202154435 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1649182914 # Number of instructions fetch has processed
system.cpu.fetch.Branches 192995150 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 156100209 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 344813807 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 24235896 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 140 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 6519 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 26 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 197011138 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 7083229 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 559092875 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.949748 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.175515 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 239653225 42.86% 42.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 30449692 5.45% 48.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 22058642 3.95% 52.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 36467190 6.52% 58.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 68017058 12.17% 70.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 21431579 3.83% 74.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 19299153 3.45% 78.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 3537365 0.63% 78.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 118178971 21.14% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 559092875 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.345042 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.948456 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 168803167 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 91739479 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 273671215 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 12767829 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 12111185 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 15522167 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 6976 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 1584668893 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 25197 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 12111185 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 176688622 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 61751221 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 14050 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 278532777 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 29995020 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1538585292 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 9438 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2658750 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 20386888 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 7267964 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 1027382191 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 1769248125 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1729530138 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 39717986 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 638967158 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 388415033 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 1375 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 100 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 9495582 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 372551032 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 175434243 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 40723012 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 11258595 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1304972518 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 89 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1016009395 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 8790765 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 462565445 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 427723515 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 52 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 559092875 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.817246 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.904787 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 200119998 35.79% 35.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 93029621 16.64% 52.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 91384631 16.35% 68.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 59843024 10.70% 79.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 56522593 10.11% 89.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 29852885 5.34% 94.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 17077557 3.05% 97.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 7239227 1.29% 99.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 4023339 0.72% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 559092875 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 2463450 10.43% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 10.43% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 15566876 65.90% 76.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 5592414 23.67% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 1276 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 579702610 57.06% 57.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 7931 0.00% 57.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 57.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 13180646 1.30% 58.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 3826544 0.38% 58.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 3339801 0.33% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 4 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 59.06% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 277022873 27.27% 86.33% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 138927710 13.67% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1016009395 # Type of FU issued
system.cpu.iq.rate 1.816450 # Inst issue rate
system.cpu.iq.fu_busy_cnt 23622740 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.023251 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 2552720615 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 1726495098 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 940123896 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 70804555 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 41088088 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 34423394 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1003270759 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 36360100 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 50476055 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 135040435 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 1174528 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 45615 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 77133043 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2509 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 4123 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 12111185 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 60760024 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 216464 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1479434002 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 17901 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 372551032 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 175434243 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 87 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 21559 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 205996 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 45615 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 11877701 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 16644 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 11894345 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 976302878 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 244843546 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 39706517 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 174461395 # number of nop insts executed
system.cpu.iew.exec_refs 380547191 # number of memory reference insts executed
system.cpu.iew.exec_branches 129259483 # Number of branches executed
system.cpu.iew.exec_stores 135703645 # Number of stores executed
system.cpu.iew.exec_rate 1.745462 # Inst execution rate
system.cpu.iew.wb_sent 975066188 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 974547290 # cumulative count of insts written-back
system.cpu.iew.wb_producers 556173359 # num instructions producing a value
system.cpu.iew.wb_consumers 831980820 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.742323 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.668493 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 543601549 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 37 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 11877174 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 486379014 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.909185 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.596644 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 208258289 42.82% 42.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 102386957 21.05% 63.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 51676822 10.62% 74.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 25636051 5.27% 79.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 21554637 4.43% 84.20% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 9250657 1.90% 86.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 10396507 2.14% 88.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 6664753 1.37% 89.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 50554341 10.39% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 486379014 # Number of insts commited each cycle
system.cpu.commit.committedInsts 928587628 # Number of instructions committed
system.cpu.commit.committedOps 928587628 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 335811797 # Number of memory references committed
system.cpu.commit.loads 237510597 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 123111018 # Number of branches committed
system.cpu.commit.fp_insts 33436273 # Number of committed floating point instructions.
system.cpu.commit.int_insts 821934723 # Number of committed integer instructions.
system.cpu.commit.function_calls 18524163 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 86206875 9.28% 9.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 486529510 52.39% 61.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 7040 0.00% 61.68% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 61.68% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 13018262 1.40% 63.08% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 3826477 0.41% 63.49% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 3187663 0.34% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 4 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 63.84% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 237510597 25.58% 89.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 98301200 10.59% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 928587628 # Class of committed instruction
system.cpu.commit.bw_lim_events 50554341 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1905392712 # The number of ROB reads
system.cpu.rob.rob_writes 3017093514 # The number of ROB writes
system.cpu.timesIdled 3164 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 244980 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 842382029 # Number of Instructions Simulated
system.cpu.committedOps 842382029 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.663995 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.663995 # CPI: Total CPI of All Threads
system.cpu.ipc 1.506034 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.506034 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1237178642 # number of integer regfile reads
system.cpu.int_regfile_writes 705781417 # number of integer regfile writes
system.cpu.fp_regfile_reads 36689419 # number of floating regfile reads
system.cpu.fp_regfile_writes 24410667 # number of floating regfile writes
system.cpu.misc_regfile_reads 1 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.dcache.tags.replacements 777209 # number of replacements
system.cpu.dcache.tags.tagsinuse 4092.895157 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 289903947 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 781305 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 371.050930 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 374093250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4092.895157 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999242 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999242 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 86 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 295 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 967 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 2495 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4 253 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 585486411 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 585486411 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 192496951 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 192496951 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 97406971 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 97406971 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 25 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 25 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 289903922 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 289903922 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 289903922 # number of overall hits
system.cpu.dcache.overall_hits::total 289903922 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1554376 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1554376 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 894229 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 894229 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 2448605 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2448605 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2448605 # number of overall misses
system.cpu.dcache.overall_misses::total 2448605 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 84529453750 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 84529453750 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 62304618080 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 62304618080 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 100250 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 100250 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 146834071830 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 146834071830 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 146834071830 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 146834071830 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 194051327 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 194051327 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 98301200 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 98301200 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 26 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 26 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 292352527 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 292352527 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 292352527 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 292352527 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.008010 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.008010 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.009097 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.009097 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.038462 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.038462 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.008376 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.008376 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.008376 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.008376 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 54381.599915 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 54381.599915 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 69674.119359 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 69674.119359 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 100250 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 100250 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 59966.418361 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59966.418361 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 59966.418361 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59966.418361 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 21964 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 69527 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 343 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 515 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 64.034985 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 135.003883 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 91524 # number of writebacks
system.cpu.dcache.writebacks::total 91524 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 841911 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 841911 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 825390 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 825390 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1667301 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1667301 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1667301 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1667301 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 712465 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 712465 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 68839 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 68839 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 781304 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 781304 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 781304 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 781304 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 23794966500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 23794966500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5675142998 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5675142998 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 98250 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 98250 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 29470109498 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 29470109498 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 29470109498 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 29470109498 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.003672 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.003672 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000700 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000700 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.038462 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.038462 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.002672 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.002672 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.002672 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.002672 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 33398.084818 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33398.084818 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 82440.811139 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 82440.811139 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 98250 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 98250 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 37719.133011 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 37719.133011 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 37719.133011 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37719.133011 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.icache.tags.replacements 4665 # number of replacements
system.cpu.icache.tags.tagsinuse 1651.262169 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 197002801 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 6374 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 30907.248353 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1651.262169 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.806280 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.806280 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1709 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 81 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 77 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 3 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 1547 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.834473 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 394028650 # Number of tag accesses
system.cpu.icache.tags.data_accesses 394028650 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 197002801 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 197002801 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 197002801 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 197002801 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 197002801 # number of overall hits
system.cpu.icache.overall_hits::total 197002801 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 8337 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 8337 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 8337 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 8337 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 8337 # number of overall misses
system.cpu.icache.overall_misses::total 8337 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 359956749 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 359956749 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 359956749 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 359956749 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 359956749 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 359956749 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 197011138 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 197011138 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 197011138 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 197011138 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 197011138 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 197011138 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000042 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000042 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000042 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000042 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000042 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000042 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 43175.812522 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43175.812522 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 43175.812522 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43175.812522 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 43175.812522 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43175.812522 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 938 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 15 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 62.533333 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 1962 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 1962 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 1962 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 1962 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 1962 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 1962 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 6375 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 6375 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 6375 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 6375 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 6375 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 6375 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 264410499 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 264410499 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 264410499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 264410499 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 264410499 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 264410499 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000032 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000032 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000032 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000032 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 41476.156706 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41476.156706 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 41476.156706 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41476.156706 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 41476.156706 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41476.156706 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 258668 # number of replacements
system.cpu.l2cache.tags.tagsinuse 32630.441536 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 518837 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 291405 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 1.780467 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 2805.006533 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 68.921998 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 29756.513005 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.085602 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002103 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.908097 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.995802 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 32737 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 162 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 208 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 531 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 5300 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 26536 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999054 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 7393876 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 7393876 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 3620 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 490402 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 494022 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 91524 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 91524 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 2211 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 2211 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 3620 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 492613 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 496233 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 3620 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 492613 # number of overall hits
system.cpu.l2cache.overall_hits::total 496233 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 2755 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 222064 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 224819 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 66628 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 66628 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 2755 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 288692 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 291447 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 2755 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 288692 # number of overall misses
system.cpu.l2cache.overall_misses::total 291447 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 220003750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 17932762250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 18152766000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5574569250 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 5574569250 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 220003750 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 23507331500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 23727335250 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 220003750 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 23507331500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 23727335250 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 6375 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 712466 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 718841 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 91524 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 91524 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 68839 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 68839 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 6375 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 781305 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 787680 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 6375 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 781305 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 787680 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.432157 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.311684 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.312752 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.967882 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.967882 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.432157 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.369500 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.370007 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.432157 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.369500 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.370007 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 79856.170599 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 80754.927633 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 80743.913993 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 83667.065648 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 83667.065648 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 79856.170599 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 81427.027767 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 81412.178715 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 79856.170599 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 81427.027767 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 81412.178715 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 66683 # number of writebacks
system.cpu.l2cache.writebacks::total 66683 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2755 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 222064 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 224819 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66628 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 66628 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 2755 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 288692 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 291447 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 2755 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 288692 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 291447 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 185539750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 15158114250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 15343654000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4753161750 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4753161750 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 185539750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 19911276000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 20096815750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 185539750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 19911276000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 20096815750 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.432157 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.311684 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.312752 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.967882 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.967882 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.432157 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.369500 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.370007 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.432157 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.369500 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.370007 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 67346.551724 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 68260.115327 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 68248.920243 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 71338.802756 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 71338.802756 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 67346.551724 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 68970.653846 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 68955.301478 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 67346.551724 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 68970.653846 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 68955.301478 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.toL2Bus.trans_dist::ReadReq 718841 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 718840 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 91524 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 68839 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 68839 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 12749 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1654134 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 1666883 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 407936 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 55861056 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_size::total 56268992 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.snoops 0 # Total snoops (count)
system.cpu.toL2Bus.snoop_fanout::samples 879204 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::mean 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::stdev 0 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::0 0 0.00% 0.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::1 879204 100.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::2 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::min_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::max_value 1 # Request fanout histogram
system.cpu.toL2Bus.snoop_fanout::total 879204 # Request fanout histogram
system.cpu.toL2Bus.reqLayer0.occupancy 531126000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 10103500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 1213595000 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%)
system.membus.trans_dist::ReadReq 224818 # Transaction distribution
system.membus.trans_dist::ReadResp 224818 # Transaction distribution
system.membus.trans_dist::Writeback 66683 # Transaction distribution
system.membus.trans_dist::ReadExReq 66628 # Transaction distribution
system.membus.trans_dist::ReadExResp 66628 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 649575 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 649575 # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22920256 # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total 22920256 # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops 0 # Total snoops (count)
system.membus.snoop_fanout::samples 358129 # Request fanout histogram
system.membus.snoop_fanout::mean 0 # Request fanout histogram
system.membus.snoop_fanout::stdev 0 # Request fanout histogram
system.membus.snoop_fanout::underflows 0 0.00% 0.00% # Request fanout histogram
system.membus.snoop_fanout::0 358129 100.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::1 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows 0 0.00% 100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value 0 # Request fanout histogram
system.membus.snoop_fanout::max_value 0 # Request fanout histogram
system.membus.snoop_fanout::total 358129 # Request fanout histogram
system.membus.reqLayer0.occupancy 682357500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.membus.respLayer1.occupancy 1548216750 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.6 # Layer utilization (%)
---------- End Simulation Statistics ----------
|