blob: e42758d84d54fcb404c3d81317b50b3f6a708e0f (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
1012
1013
1014
1015
1016
1017
1018
1019
1020
1021
1022
1023
1024
1025
1026
1027
1028
1029
1030
1031
1032
1033
1034
1035
1036
1037
1038
1039
1040
1041
1042
1043
1044
1045
1046
1047
1048
1049
1050
1051
1052
1053
1054
1055
1056
1057
1058
1059
1060
1061
1062
1063
1064
1065
1066
1067
1068
1069
1070
1071
1072
1073
1074
1075
1076
1077
1078
1079
1080
1081
1082
1083
1084
1085
1086
1087
1088
1089
1090
1091
1092
1093
1094
1095
1096
1097
1098
1099
1100
1101
1102
1103
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.297198 # Number of seconds simulated
sim_ticks 297198275500 # Number of ticks simulated
final_tick 297198275500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 98901 # Simulator instruction rate (inst/s)
host_op_rate 121761 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 45880544 # Simulator tick rate (ticks/s)
host_mem_usage 261988 # Number of bytes of host memory used
host_seconds 6477.65 # Real time elapsed on the host
sim_insts 640649298 # Number of instructions simulated
sim_ops 788724957 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 150208 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 18436864 # Number of bytes read from this memory
system.physmem.bytes_read::total 18587072 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 150208 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 150208 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 4230272 # Number of bytes written to this memory
system.physmem.bytes_written::total 4230272 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 2347 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 288076 # Number of read requests responded to by this memory
system.physmem.num_reads::total 290423 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 66098 # Number of write requests responded to by this memory
system.physmem.num_writes::total 66098 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 505413 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 62035569 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 62540982 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 505413 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 505413 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 14233838 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 14233838 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 14233838 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 505413 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 62035569 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 76774820 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 290424 # Number of read requests accepted
system.physmem.writeReqs 66098 # Number of write requests accepted
system.physmem.readBursts 290424 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 66098 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 18565376 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 21760 # Total number of bytes read from write queue
system.physmem.bytesWritten 4228224 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 18587136 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 4230272 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 340 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 2334 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 18318 # Per bank write bursts
system.physmem.perBankRdBursts::1 18131 # Per bank write bursts
system.physmem.perBankRdBursts::2 18196 # Per bank write bursts
system.physmem.perBankRdBursts::3 18163 # Per bank write bursts
system.physmem.perBankRdBursts::4 18256 # Per bank write bursts
system.physmem.perBankRdBursts::5 18279 # Per bank write bursts
system.physmem.perBankRdBursts::6 18091 # Per bank write bursts
system.physmem.perBankRdBursts::7 17906 # Per bank write bursts
system.physmem.perBankRdBursts::8 17946 # Per bank write bursts
system.physmem.perBankRdBursts::9 17953 # Per bank write bursts
system.physmem.perBankRdBursts::10 18007 # Per bank write bursts
system.physmem.perBankRdBursts::11 18104 # Per bank write bursts
system.physmem.perBankRdBursts::12 18147 # Per bank write bursts
system.physmem.perBankRdBursts::13 18252 # Per bank write bursts
system.physmem.perBankRdBursts::14 18085 # Per bank write bursts
system.physmem.perBankRdBursts::15 18250 # Per bank write bursts
system.physmem.perBankWrBursts::0 4173 # Per bank write bursts
system.physmem.perBankWrBursts::1 4100 # Per bank write bursts
system.physmem.perBankWrBursts::2 4137 # Per bank write bursts
system.physmem.perBankWrBursts::3 4146 # Per bank write bursts
system.physmem.perBankWrBursts::4 4224 # Per bank write bursts
system.physmem.perBankWrBursts::5 4224 # Per bank write bursts
system.physmem.perBankWrBursts::6 4170 # Per bank write bursts
system.physmem.perBankWrBursts::7 4094 # Per bank write bursts
system.physmem.perBankWrBursts::8 4094 # Per bank write bursts
system.physmem.perBankWrBursts::9 4091 # Per bank write bursts
system.physmem.perBankWrBursts::10 4093 # Per bank write bursts
system.physmem.perBankWrBursts::11 4095 # Per bank write bursts
system.physmem.perBankWrBursts::12 4096 # Per bank write bursts
system.physmem.perBankWrBursts::13 4094 # Per bank write bursts
system.physmem.perBankWrBursts::14 4096 # Per bank write bursts
system.physmem.perBankWrBursts::15 4139 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 297198223500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 290424 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 66098 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 235690 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 49717 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 4573 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 81 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 20 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 960 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 960 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 2419 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 4037 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4096 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 4031 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 4034 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 4057 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 4045 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 4603 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 4179 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 4050 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 4477 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 4017 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 4022 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 4018 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 4048 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 4030 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 106390 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 214.227653 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 137.234885 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 270.519636 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 42398 39.85% 39.85% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 42939 40.36% 80.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 9834 9.24% 89.45% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 319 0.30% 89.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 247 0.23% 89.99% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 237 0.22% 90.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 324 0.30% 90.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1664 1.56% 92.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 8428 7.92% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 106390 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 4009 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 48.488651 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::gmean 36.041584 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 505.320352 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 4006 99.93% 99.93% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::1024-2047 1 0.02% 99.95% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::2048-3071 1 0.02% 99.98% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::31744-32767 1 0.02% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 4009 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 4009 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.479421 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.458127 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 0.855088 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 3049 76.05% 76.05% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 1 0.02% 76.08% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 956 23.85% 99.93% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 3 0.07% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 4009 # Writes before turning the bus around for reads
system.physmem.totQLat 3531270750 # Total ticks spent queuing
system.physmem.totMemAccLat 8970345750 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 1450420000 # Total ticks spent in databus transfers
system.physmem.avgQLat 12173.27 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 30923.27 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 62.47 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 14.23 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 62.54 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 14.23 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 0.60 # Data bus utilization in percentage
system.physmem.busUtilRead 0.49 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 0.11 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.01 # Average read queue length when enqueuing
system.physmem.avgWrQLen 28.82 # Average write queue length when enqueuing
system.physmem.readRowHits 199840 # Number of row buffer hits during reads
system.physmem.writeRowHits 49907 # Number of row buffer hits during writes
system.physmem.readRowHitRate 68.89 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 75.50 # Row buffer hit rate for writes
system.physmem.avgGap 833604.16 # Average gap between requests
system.physmem.pageHitRate 70.12 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 84430805250 # Time in different power states
system.physmem.memoryStateTime::REF 9923940000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 202838904750 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.membus.throughput 76774820 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 224345 # Transaction distribution
system.membus.trans_dist::ReadResp 224344 # Transaction distribution
system.membus.trans_dist::Writeback 66098 # Transaction distribution
system.membus.trans_dist::UpgradeReq 2334 # Transaction distribution
system.membus.trans_dist::UpgradeResp 2334 # Transaction distribution
system.membus.trans_dist::ReadExReq 66079 # Transaction distribution
system.membus.trans_dist::ReadExResp 66079 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 651613 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 651613 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 22817344 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 22817344 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 22817344 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1003041500 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 0.3 # Layer utilization (%)
system.membus.respLayer1.occupancy 2737822416 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 0.9 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 271863224 # Number of BP lookups
system.cpu.branchPred.condPredicted 178425431 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 15415799 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 186524109 # Number of BTB lookups
system.cpu.branchPred.BTBHits 146250524 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 78.408376 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 34625446 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 1929978 # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.dtb.inst_hits 0 # ITB inst hits
system.cpu.dtb.inst_misses 0 # ITB inst misses
system.cpu.dtb.read_hits 0 # DTB read hits
system.cpu.dtb.read_misses 0 # DTB read misses
system.cpu.dtb.write_hits 0 # DTB write hits
system.cpu.dtb.write_misses 0 # DTB write misses
system.cpu.dtb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses 0 # DTB read accesses
system.cpu.dtb.write_accesses 0 # DTB write accesses
system.cpu.dtb.inst_accesses 0 # ITB inst accesses
system.cpu.dtb.hits 0 # DTB hits
system.cpu.dtb.misses 0 # DTB misses
system.cpu.dtb.accesses 0 # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits 0 # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses 0 # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits 0 # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses 0 # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits 0 # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses 0 # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses 0 # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses 0 # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses 0 # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits 0 # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses 0 # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses 0 # DTB accesses
system.cpu.itb.inst_hits 0 # ITB inst hits
system.cpu.itb.inst_misses 0 # ITB inst misses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.flush_tlb 0 # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva 0 # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid 0 # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid 0 # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries 0 # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults 0 # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults 0 # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults 0 # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults 0 # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.inst_accesses 0 # ITB inst accesses
system.cpu.itb.hits 0 # DTB hits
system.cpu.itb.misses 0 # DTB misses
system.cpu.itb.accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 673 # Number of system calls
system.cpu.numCycles 594396552 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 217387549 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 1367579713 # Number of instructions fetch has processed
system.cpu.fetch.Branches 271863224 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 180875970 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 338099313 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 30904558 # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles 628206 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 6076291 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 107 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 207850438 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 5507154 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 577643745 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.955013 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.177882 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 246926096 42.75% 42.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 22334065 3.87% 46.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 58641984 10.15% 56.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 13805206 2.39% 59.16% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 49967679 8.65% 67.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 26102781 4.52% 72.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 32011884 5.54% 77.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 19377139 3.35% 81.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 108476911 18.78% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 577643745 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.457377 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.300787 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 170543616 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 112383913 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 256390493 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 22882666 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 15443057 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 30474424 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 9349 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 1602087744 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 25664 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 15443057 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 180102309 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 80879107 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 304937 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 269061579 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 31852756 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 1553633601 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 27722 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 3084329 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 23262068 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 5400130 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 1588085164 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 7592228001 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 1750427089 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 56767331 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 874778230 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 713306934 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 13108 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 10964 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 53001201 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 494421032 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 283375622 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 38186333 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 81232307 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 1474584555 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 16256 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 1149612413 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 2320605 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 685767226 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 1987453954 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 4102 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 577643745 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.990175 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 1.969584 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 197611085 34.21% 34.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 85639840 14.83% 49.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 74707514 12.93% 61.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 82105787 14.21% 76.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 66954970 11.59% 87.77% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 40972938 7.09% 94.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 18446421 3.19% 98.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 4764432 0.82% 98.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 6440758 1.12% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 577643745 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 853039 1.90% 1.90% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 10574 0.02% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 1.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 27015778 60.17% 62.09% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 17022674 37.91% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 506618209 44.07% 44.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 5850863 0.51% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 44.58% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 1274977 0.11% 44.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 44.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 3188014 0.28% 44.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 2550893 0.22% 45.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 45.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 11539273 1.00% 46.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 46.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 46.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 46.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 402298542 34.99% 81.19% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 216291642 18.81% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 1149612413 # Type of FU issued
system.cpu.iq.rate 1.934083 # Inst issue rate
system.cpu.iq.fu_busy_cnt 44902065 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.039058 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 2861318586 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 2106127825 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 1031796042 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 62772655 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 54292666 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 30270248 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 1162493023 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 32021455 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 23570591 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 242180094 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 1210 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 685580 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 154395126 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 29018041 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 192 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 15443057 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 78194989 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 1280631 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 1475233939 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 214769 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 494421032 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 283375622 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 10516 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 630754 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 23941 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 685580 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 16670086 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 506202 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 17176288 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 1116354859 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 386341523 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 33257554 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 633128 # number of nop insts executed
system.cpu.iew.exec_refs 593821006 # number of memory reference insts executed
system.cpu.iew.exec_branches 162537737 # Number of branches executed
system.cpu.iew.exec_stores 207479483 # Number of stores executed
system.cpu.iew.exec_rate 1.878131 # Inst execution rate
system.cpu.iew.wb_sent 1074811517 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 1062066290 # cumulative count of insts written-back
system.cpu.iew.wb_producers 606518919 # num instructions producing a value
system.cpu.iew.wb_consumers 1092664472 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.786798 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.555082 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 686508704 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 12154 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 15406577 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 485351634 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 1.625069 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.327523 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 210489753 43.37% 43.37% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 125850152 25.93% 69.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 47800480 9.85% 79.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 20690881 4.26% 83.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 22810841 4.70% 88.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 8150144 1.68% 89.79% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 8105919 1.67% 91.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 7050996 1.45% 92.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 34402468 7.09% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 485351634 # Number of insts commited each cycle
system.cpu.commit.committedInsts 640654410 # Number of instructions committed
system.cpu.commit.committedOps 788730069 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 381221434 # Number of memory references committed
system.cpu.commit.loads 252240938 # Number of loads committed
system.cpu.commit.membars 5740 # Number of memory barriers committed
system.cpu.commit.branches 137364859 # Number of branches committed
system.cpu.commit.fp_insts 24239771 # Number of committed floating point instructions.
system.cpu.commit.int_insts 682251399 # Number of committed integer instructions.
system.cpu.commit.function_calls 19275340 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 0 0.00% 0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 385756793 48.91% 48.91% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 5173441 0.66% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 49.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 637528 0.08% 49.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 49.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 3187668 0.40% 50.05% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 2550131 0.32% 50.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 50.37% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 10203074 1.29% 51.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 51.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 51.67% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 51.67% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 252240938 31.98% 83.65% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 128980496 16.35% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 788730069 # Class of committed instruction
system.cpu.commit.bw_lim_events 34402468 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 1926179188 # The number of ROB reads
system.cpu.rob.rob_writes 3042778169 # The number of ROB writes
system.cpu.timesIdled 159779 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 16752807 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 640649298 # Number of Instructions Simulated
system.cpu.committedOps 788724957 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.927803 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.927803 # CPI: Total CPI of All Threads
system.cpu.ipc 1.077815 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.077815 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 1132703521 # number of integer regfile reads
system.cpu.int_regfile_writes 646986163 # number of integer regfile writes
system.cpu.fp_regfile_reads 37276202 # number of floating regfile reads
system.cpu.fp_regfile_writes 27223952 # number of floating regfile writes
system.cpu.cc_regfile_reads 4371075707 # number of cc regfile reads
system.cpu.cc_regfile_writes 413227106 # number of cc regfile writes
system.cpu.misc_regfile_reads 814254354 # number of misc regfile reads
system.cpu.misc_regfile_writes 6386808 # number of misc regfile writes
system.cpu.toL2Bus.throughput 191669699 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 729385 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 729383 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 91367 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeReq 2337 # Transaction distribution
system.cpu.toL2Bus.trans_dist::UpgradeResp 2337 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 69311 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 69311 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 26757 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 1664338 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 1691095 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 781440 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 56032960 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 56814400 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 56814400 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 149504 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 537567000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 0.2 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 22218748 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.0 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 1220548813 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 0.4 # Layer utilization (%)
system.cpu.icache.tags.replacements 10545 # number of replacements
system.cpu.icache.tags.tagsinuse 1626.781544 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 207828971 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 12209 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 17022.603899 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1626.781544 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.794327 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.794327 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 1664 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 67 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 1 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 1549 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 0.812500 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 415715422 # Number of tag accesses
system.cpu.icache.tags.data_accesses 415715422 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 207833630 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 207833630 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 207833630 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 207833630 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 207833630 # number of overall hits
system.cpu.icache.overall_hits::total 207833630 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 16808 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 16808 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 16808 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 16808 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 16808 # number of overall misses
system.cpu.icache.overall_misses::total 16808 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 373718245 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 373718245 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 373718245 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 373718245 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 373718245 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 373718245 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 207850438 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 207850438 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 207850438 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 207850438 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 207850438 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 207850438 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.000081 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.000081 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.000081 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.000081 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.000081 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.000081 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22234.545752 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22234.545752 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22234.545752 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22234.545752 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22234.545752 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22234.545752 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 1690 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 26 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 65 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 2261 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 2261 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 2261 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 2261 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 2261 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 2261 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 14547 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 14547 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 14547 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 14547 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 14547 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 14547 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 287782750 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 287782750 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 287782750 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 287782750 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 287782750 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 287782750 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.000070 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.000070 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.000070 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.000070 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.000070 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.000070 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 19782.962123 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 19782.962123 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 19782.962123 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 19782.962123 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 19782.962123 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 19782.962123 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 257640 # number of replacements
system.cpu.l2cache.tags.tagsinuse 32630.586328 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 527670 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 290385 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 1.817139 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 2747.858581 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 68.601052 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 29814.126695 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.083858 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.002094 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.909855 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.995806 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 32745 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 87 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 153 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 496 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 4949 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 27060 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.999298 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 7480211 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 7480211 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 9862 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 492819 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 502681 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 91367 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 91367 # number of Writeback hits
system.cpu.l2cache.UpgradeReq_hits::cpu.data 3 # number of UpgradeReq hits
system.cpu.l2cache.UpgradeReq_hits::total 3 # number of UpgradeReq hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 3232 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 3232 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 9862 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 496051 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 505913 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 9862 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 496051 # number of overall hits
system.cpu.l2cache.overall_hits::total 505913 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 2349 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 222019 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 224368 # number of ReadReq misses
system.cpu.l2cache.UpgradeReq_misses::cpu.data 2334 # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_misses::total 2334 # number of UpgradeReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 66079 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 66079 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 2349 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 288098 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 290447 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 2349 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 288098 # number of overall misses
system.cpu.l2cache.overall_misses::total 290447 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 172220250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 16196026750 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 16368247000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5137976250 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 5137976250 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 172220250 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 21334003000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 21506223250 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 172220250 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 21334003000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 21506223250 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 12211 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 714838 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 727049 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 91367 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 91367 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::cpu.data 2337 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_accesses::total 2337 # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 69311 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 69311 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 12211 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 784149 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 796360 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 12211 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 784149 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 796360 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.192368 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.310586 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.308601 # miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::cpu.data 0.998716 # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_miss_rate::total 0.998716 # miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.953370 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.953370 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.192368 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.367402 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.364718 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.192368 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.367402 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.364718 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 73316.411239 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 72948.832082 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 72952.680418 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 77755.054556 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 77755.054556 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 73316.411239 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 74051.201327 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 74045.258687 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 73316.411239 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 74051.201327 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 74045.258687 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 66098 # number of writebacks
system.cpu.l2cache.writebacks::total 66098 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_hits::cpu.inst 2 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::cpu.data 21 # number of ReadReq MSHR hits
system.cpu.l2cache.ReadReq_mshr_hits::total 23 # number of ReadReq MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.inst 2 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::cpu.data 21 # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_hits::total 23 # number of demand (read+write) MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.inst 2 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::cpu.data 21 # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_hits::total 23 # number of overall MSHR hits
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 2347 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 221998 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 224345 # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::cpu.data 2334 # number of UpgradeReq MSHR misses
system.cpu.l2cache.UpgradeReq_mshr_misses::total 2334 # number of UpgradeReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 66079 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 66079 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 2347 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 288077 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 290424 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 2347 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 288077 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 290424 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 142668750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 13415878250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 13558547000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::cpu.data 23342334 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_latency::total 23342334 # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4297620250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4297620250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 142668750 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 17713498500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 17856167250 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 142668750 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 17713498500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 17856167250 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.192204 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.310557 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.308569 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::cpu.data 0.998716 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_miss_rate::total 0.998716 # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.953370 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.953370 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.192204 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.367375 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.364689 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.192204 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.367375 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.364689 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 60787.707712 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 60432.428445 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 60436.145223 # average ReadReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::cpu.data 10001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency::total 10001 # average UpgradeReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 65037.610285 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 65037.610285 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 60787.707712 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 61488.763421 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 61483.097988 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 60787.707712 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 61488.763421 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 61483.097988 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 780052 # number of replacements
system.cpu.dcache.tags.tagsinuse 4092.850454 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 456274938 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 784148 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 581.873496 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 340792000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4092.850454 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.999231 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.999231 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 47 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 258 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 976 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3 2364 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4 451 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 918547346 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 918547346 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 328318489 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 328318489 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 127934774 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 127934774 # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data 3905 # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total 3905 # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 5745 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 5745 # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data 5739 # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total 5739 # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data 456253263 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 456253263 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 456257168 # number of overall hits
system.cpu.dcache.overall_hits::total 456257168 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 1596085 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 1596085 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1016703 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1016703 # number of WriteReq misses
system.cpu.dcache.SoftPFReq_misses::cpu.data 156 # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total 156 # number of SoftPFReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 3 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 3 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 2612788 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 2612788 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 2612944 # number of overall misses
system.cpu.dcache.overall_misses::total 2612944 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 65672832321 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 65672832321 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 69021730126 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 69021730126 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 224500 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 224500 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 134694562447 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 134694562447 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 134694562447 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 134694562447 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 329914574 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 329914574 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 128951477 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 128951477 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data 4061 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total 4061 # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 5748 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 5748 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data 5739 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total 5739 # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 458866051 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 458866051 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 458870112 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 458870112 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.004838 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.004838 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.007884 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.007884 # miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::cpu.data 0.038414 # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total 0.038414 # miss rate for SoftPFReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.000522 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.000522 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.005694 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.005694 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.005694 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.005694 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 41146.199808 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41146.199808 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 67887.800199 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67887.800199 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 74833.333333 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 74833.333333 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 51552.044195 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 51552.044195 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 51548.966395 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 51548.966395 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 3326 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 660 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 72 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 8 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 46.194444 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 82.500000 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 91367 # number of writebacks
system.cpu.dcache.writebacks::total 91367 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 881385 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 881385 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 945064 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 945064 # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total 3 # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1826449 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1826449 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1826449 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1826449 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 714700 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 714700 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 71639 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 71639 # number of WriteReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::cpu.data 147 # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total 147 # number of SoftPFReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 786339 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 786339 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 786486 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 786486 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 21837733771 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 21837733771 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5293200916 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5293200916 # number of WriteReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::cpu.data 2189000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total 2189000 # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 27130934687 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 27130934687 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 27133123687 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 27133123687 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002166 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002166 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.000556 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.000556 # mshr miss rate for WriteReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::cpu.data 0.036198 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total 0.036198 # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.001714 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.001714 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.001714 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.001714 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 30555.105318 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 30555.105318 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 73887.141306 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73887.141306 # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::cpu.data 14891.156463 # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 14891.156463 # average SoftPFReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 34502.847610 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 34502.847610 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 34499.182041 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 34499.182041 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|