blob: 5daeaeb730ef11b906adc8f2d583807e6666d3b9 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.024874 # Number of seconds simulated
sim_ticks 24873813500 # Number of ticks simulated
final_tick 24873813500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 165069 # Simulator instruction rate (inst/s)
host_op_rate 165069 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 51586823 # Simulator tick rate (ticks/s)
host_mem_usage 265596 # Number of bytes of host memory used
host_seconds 482.17 # Real time elapsed on the host
sim_insts 79591756 # Number of instructions simulated
sim_ops 79591756 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 489600 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10153536 # Number of bytes read from this memory
system.physmem.bytes_read::total 10643136 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 489600 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 489600 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7297088 # Number of bytes written to this memory
system.physmem.bytes_written::total 7297088 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 7650 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 158649 # Number of read requests responded to by this memory
system.physmem.num_reads::total 166299 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 114017 # Number of write requests responded to by this memory
system.physmem.num_writes::total 114017 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 19683351 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 408201822 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 427885173 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 19683351 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 19683351 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 293364264 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 293364264 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 293364264 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 19683351 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 408201822 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 721249438 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 166299 # Number of read requests accepted
system.physmem.writeReqs 114017 # Number of write requests accepted
system.physmem.readBursts 166299 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 114017 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 10643008 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 128 # Total number of bytes read from write queue
system.physmem.bytesWritten 7296896 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 10643136 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7297088 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 2 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 10432 # Per bank write bursts
system.physmem.perBankRdBursts::1 10453 # Per bank write bursts
system.physmem.perBankRdBursts::2 10310 # Per bank write bursts
system.physmem.perBankRdBursts::3 10056 # Per bank write bursts
system.physmem.perBankRdBursts::4 10431 # Per bank write bursts
system.physmem.perBankRdBursts::5 10400 # Per bank write bursts
system.physmem.perBankRdBursts::6 9846 # Per bank write bursts
system.physmem.perBankRdBursts::7 10320 # Per bank write bursts
system.physmem.perBankRdBursts::8 10615 # Per bank write bursts
system.physmem.perBankRdBursts::9 10642 # Per bank write bursts
system.physmem.perBankRdBursts::10 10549 # Per bank write bursts
system.physmem.perBankRdBursts::11 10234 # Per bank write bursts
system.physmem.perBankRdBursts::12 10280 # Per bank write bursts
system.physmem.perBankRdBursts::13 10614 # Per bank write bursts
system.physmem.perBankRdBursts::14 10489 # Per bank write bursts
system.physmem.perBankRdBursts::15 10626 # Per bank write bursts
system.physmem.perBankWrBursts::0 7083 # Per bank write bursts
system.physmem.perBankWrBursts::1 7257 # Per bank write bursts
system.physmem.perBankWrBursts::2 7256 # Per bank write bursts
system.physmem.perBankWrBursts::3 6997 # Per bank write bursts
system.physmem.perBankWrBursts::4 7126 # Per bank write bursts
system.physmem.perBankWrBursts::5 7177 # Per bank write bursts
system.physmem.perBankWrBursts::6 6772 # Per bank write bursts
system.physmem.perBankWrBursts::7 7093 # Per bank write bursts
system.physmem.perBankWrBursts::8 7227 # Per bank write bursts
system.physmem.perBankWrBursts::9 6941 # Per bank write bursts
system.physmem.perBankWrBursts::10 7084 # Per bank write bursts
system.physmem.perBankWrBursts::11 6990 # Per bank write bursts
system.physmem.perBankWrBursts::12 6966 # Per bank write bursts
system.physmem.perBankWrBursts::13 7287 # Per bank write bursts
system.physmem.perBankWrBursts::14 7286 # Per bank write bursts
system.physmem.perBankWrBursts::15 7472 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 24873779500 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 166299 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 114017 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 71536 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 56861 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 31949 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 5942 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 7 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 2 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 4793 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 4809 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 4805 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 4803 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 4811 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 4813 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 4806 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 4804 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 4809 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 4811 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 4812 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 4812 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 4821 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 4813 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 4841 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 4864 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 4928 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 5374 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 5638 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 5860 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 6563 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 7053 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 963 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 454 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 92 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 43 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 19 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 3 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 52112 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 344.243169 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 164.634788 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 670.449971 # Bytes accessed per row activation
system.physmem.bytesPerActivate::64-65 22509 43.19% 43.19% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-129 7813 14.99% 58.19% # Bytes accessed per row activation
system.physmem.bytesPerActivate::192-193 4251 8.16% 66.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-257 3108 5.96% 72.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::320-321 2227 4.27% 76.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-385 1678 3.22% 79.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::448-449 1376 2.64% 82.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-513 1167 2.24% 84.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::576-577 816 1.57% 86.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-641 658 1.26% 87.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::704-705 508 0.97% 88.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-769 506 0.97% 89.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::832-833 390 0.75% 90.20% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-897 297 0.57% 90.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::960-961 306 0.59% 91.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1025 440 0.84% 92.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1088-1089 200 0.38% 92.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1152-1153 185 0.36% 92.94% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1216-1217 164 0.31% 93.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1280-1281 351 0.67% 93.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1344-1345 222 0.43% 94.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1408-1409 266 0.51% 94.87% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1472-1473 128 0.25% 95.11% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1536-1537 805 1.54% 96.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1600-1601 220 0.42% 97.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1664-1665 67 0.13% 97.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1728-1729 43 0.08% 97.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1792-1793 225 0.43% 97.72% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1856-1857 103 0.20% 97.92% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1920-1921 52 0.10% 98.02% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1984-1985 34 0.07% 98.09% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2048-2049 84 0.16% 98.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2112-2113 57 0.11% 98.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2176-2177 36 0.07% 98.43% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2240-2241 17 0.03% 98.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2304-2305 55 0.11% 98.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2368-2369 39 0.07% 98.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2432-2433 25 0.05% 98.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2496-2497 21 0.04% 98.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2560-2561 30 0.06% 98.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2624-2625 27 0.05% 98.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2688-2689 12 0.02% 98.86% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2752-2753 17 0.03% 98.89% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2816-2817 21 0.04% 98.93% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2880-2881 18 0.03% 98.97% # Bytes accessed per row activation
system.physmem.bytesPerActivate::2944-2945 16 0.03% 99.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3008-3009 18 0.03% 99.03% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3072-3073 24 0.05% 99.08% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3136-3137 24 0.05% 99.12% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3200-3201 13 0.02% 99.15% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3264-3265 9 0.02% 99.17% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3328-3329 11 0.02% 99.19% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3392-3393 11 0.02% 99.21% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3456-3457 10 0.02% 99.23% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3520-3521 6 0.01% 99.24% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3584-3585 11 0.02% 99.26% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3648-3649 12 0.02% 99.28% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3712-3713 5 0.01% 99.29% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3776-3777 7 0.01% 99.31% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3840-3841 11 0.02% 99.33% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3904-3905 7 0.01% 99.34% # Bytes accessed per row activation
system.physmem.bytesPerActivate::3968-3969 10 0.02% 99.36% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4032-4033 9 0.02% 99.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4096-4097 10 0.02% 99.40% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4160-4161 8 0.02% 99.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4224-4225 13 0.02% 99.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4288-4289 3 0.01% 99.44% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4352-4353 6 0.01% 99.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4416-4417 5 0.01% 99.46% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4480-4481 8 0.02% 99.48% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4544-4545 4 0.01% 99.49% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4608-4609 7 0.01% 99.50% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4672-4673 3 0.01% 99.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4736-4737 6 0.01% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4800-4801 3 0.01% 99.52% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4864-4865 10 0.02% 99.54% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4928-4929 4 0.01% 99.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::4992-4993 1 0.00% 99.55% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5056-5057 5 0.01% 99.56% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5120-5121 6 0.01% 99.57% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5184-5185 2 0.00% 99.58% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5248-5249 5 0.01% 99.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5312-5313 3 0.01% 99.59% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5376-5377 3 0.01% 99.60% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5440-5441 5 0.01% 99.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5568-5569 1 0.00% 99.61% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5632-5633 4 0.01% 99.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5696-5697 3 0.01% 99.62% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5760-5761 6 0.01% 99.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5824-5825 2 0.00% 99.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5888-5889 3 0.01% 99.64% # Bytes accessed per row activation
system.physmem.bytesPerActivate::5952-5953 2 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6016-6017 1 0.00% 99.65% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6080-6081 6 0.01% 99.66% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6144-6145 3 0.01% 99.67% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6208-6209 4 0.01% 99.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6272-6273 3 0.01% 99.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6336-6337 5 0.01% 99.69% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6400-6401 8 0.02% 99.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6592-6593 1 0.00% 99.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6656-6657 2 0.00% 99.71% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6720-6721 7 0.01% 99.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6784-6785 1 0.00% 99.73% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6848-6849 4 0.01% 99.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6912-6913 5 0.01% 99.74% # Bytes accessed per row activation
system.physmem.bytesPerActivate::6976-6977 1 0.00% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7040-7041 3 0.01% 99.75% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7104-7105 3 0.01% 99.76% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7168-7169 8 0.02% 99.77% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7232-7233 3 0.01% 99.78% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7296-7297 3 0.01% 99.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7360-7361 1 0.00% 99.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7424-7425 3 0.01% 99.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7488-7489 1 0.00% 99.79% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7808-7809 2 0.00% 99.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::7936-7937 2 0.00% 99.80% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8000-8001 2 0.00% 99.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8064-8065 4 0.01% 99.81% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8128-8129 15 0.03% 99.84% # Bytes accessed per row activation
system.physmem.bytesPerActivate::8192-8193 82 0.16% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 52112 # Bytes accessed per row activation
system.physmem.totQLat 6321612000 # Total ticks spent queuing
system.physmem.totMemAccLat 8667027000 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 831485000 # Total ticks spent in databus transfers
system.physmem.totBankLat 1513930000 # Total ticks spent accessing banks
system.physmem.avgQLat 38013.99 # Average queueing delay per DRAM burst
system.physmem.avgBankLat 9103.77 # Average bank access latency per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 52117.76 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 427.88 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 293.36 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 427.89 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 293.36 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 5.63 # Data bus utilization in percentage
system.physmem.busUtilRead 3.34 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 2.29 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 0.35 # Average read queue length when enqueuing
system.physmem.avgWrQLen 9.68 # Average write queue length when enqueuing
system.physmem.readRowHits 152202 # Number of row buffer hits during reads
system.physmem.writeRowHits 75997 # Number of row buffer hits during writes
system.physmem.readRowHitRate 91.52 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 66.65 # Row buffer hit rate for writes
system.physmem.avgGap 88734.78 # Average gap between requests
system.physmem.pageHitRate 81.41 # Row buffer hit rate, read and write combined
system.physmem.prechargeAllPercent 12.04 # Percentage of time for which DRAM has all the banks in precharge state
system.membus.throughput 721249438 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 35493 # Transaction distribution
system.membus.trans_dist::ReadResp 35493 # Transaction distribution
system.membus.trans_dist::Writeback 114017 # Transaction distribution
system.membus.trans_dist::ReadExReq 130806 # Transaction distribution
system.membus.trans_dist::ReadExResp 130806 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 446615 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 446615 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17940224 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 17940224 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 17940224 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1242127000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 5.0 # Layer utilization (%)
system.membus.respLayer1.occupancy 1539178500 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 6.2 # Layer utilization (%)
system.cpu.branchPred.lookups 16532535 # Number of BP lookups
system.cpu.branchPred.condPredicted 10677865 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 412540 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 11187771 # Number of BTB lookups
system.cpu.branchPred.BTBHits 7331268 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 65.529300 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1986493 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 41581 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 22399036 # DTB read hits
system.cpu.dtb.read_misses 220951 # DTB read misses
system.cpu.dtb.read_acv 40 # DTB read access violations
system.cpu.dtb.read_accesses 22619987 # DTB read accesses
system.cpu.dtb.write_hits 15703469 # DTB write hits
system.cpu.dtb.write_misses 40937 # DTB write misses
system.cpu.dtb.write_acv 5 # DTB write access violations
system.cpu.dtb.write_accesses 15744406 # DTB write accesses
system.cpu.dtb.data_hits 38102505 # DTB hits
system.cpu.dtb.data_misses 261888 # DTB misses
system.cpu.dtb.data_acv 45 # DTB access violations
system.cpu.dtb.data_accesses 38364393 # DTB accesses
system.cpu.itb.fetch_hits 13899355 # ITB hits
system.cpu.itb.fetch_misses 34906 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 13934261 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 4583 # Number of system calls
system.cpu.numCycles 49747630 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 15785028 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 105317585 # Number of instructions fetch has processed
system.cpu.fetch.Branches 16532535 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 9317761 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 19533050 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 1994568 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 7608263 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 7898 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 310217 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 76 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 13899355 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 208294 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 44693564 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.356437 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.120216 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 25160514 56.30% 56.30% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1525973 3.41% 59.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1366086 3.06% 62.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 1510374 3.38% 66.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4139884 9.26% 75.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1847459 4.13% 79.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 671184 1.50% 81.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1072337 2.40% 83.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 7399753 16.56% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 44693564 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.332328 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.117037 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 16872770 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 7137515 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 18556178 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 782832 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1344269 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 3743968 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 106931 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 103592319 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 303311 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 1344269 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 17342531 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 4850765 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 84983 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 18829662 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 2241354 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 102344042 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 512 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 2574 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 2122740 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 61629886 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 123330813 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 123015128 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 315684 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 52546881 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 9083005 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 5524 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 5522 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 4827061 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 23228738 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 16269123 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1186061 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 452179 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 90719899 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 5267 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 88414674 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 94911 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 10680066 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 4660295 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 684 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 44693564 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 1.978242 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.110252 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 16504766 36.93% 36.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 6842289 15.31% 52.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 5576642 12.48% 64.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 4760179 10.65% 75.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 4735432 10.60% 85.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2623142 5.87% 91.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1921443 4.30% 96.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 1284900 2.87% 99.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 444771 1.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 44693564 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 126888 6.81% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.81% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 786366 42.17% 48.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 951332 51.02% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 49347874 55.81% 55.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 43826 0.05% 55.86% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 55.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 120827 0.14% 56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 89 0.00% 56.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 120926 0.14% 56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 58 0.00% 56.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 38966 0.04% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.18% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 22848043 25.84% 82.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 15894065 17.98% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 88414674 # Type of FU issued
system.cpu.iq.rate 1.777264 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1864586 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.021089 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 222880329 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 101013312 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 86537625 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 602080 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 409925 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 294164 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 89978136 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 301124 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1470512 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 2952100 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 4699 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 18249 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1655746 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2987 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 95590 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1344269 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 3728175 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 74875 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 100203568 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 217116 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 23228738 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 16269123 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 5267 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 49826 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 6538 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 18249 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 191969 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 160202 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 352171 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 87579420 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 22623199 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 835254 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 9478402 # number of nop insts executed
system.cpu.iew.exec_refs 38367932 # number of memory reference insts executed
system.cpu.iew.exec_branches 15082234 # Number of branches executed
system.cpu.iew.exec_stores 15744733 # Number of stores executed
system.cpu.iew.exec_rate 1.760474 # Inst execution rate
system.cpu.iew.wb_sent 87221630 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 86831789 # cumulative count of insts written-back
system.cpu.iew.wb_producers 33348400 # num instructions producing a value
system.cpu.iew.wb_consumers 43473071 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.745446 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.767105 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 8866636 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 4583 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 307777 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 43349295 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.037880 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.791190 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 20524240 47.35% 47.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 7032147 16.22% 63.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3350548 7.73% 71.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2057076 4.75% 76.04% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2049777 4.73% 80.77% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1169910 2.70% 83.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 1109421 2.56% 86.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 718391 1.66% 87.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5337785 12.31% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 43349295 # Number of insts commited each cycle
system.cpu.commit.committedInsts 88340672 # Number of instructions committed
system.cpu.commit.committedOps 88340672 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 34890015 # Number of memory references committed
system.cpu.commit.loads 20276638 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 13754477 # Number of branches committed
system.cpu.commit.fp_insts 267754 # Number of committed floating point instructions.
system.cpu.commit.int_insts 77942044 # Number of committed integer instructions.
system.cpu.commit.function_calls 1661057 # Number of function calls committed.
system.cpu.commit.bw_lim_events 5337785 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 133901476 # The number of ROB reads
system.cpu.rob.rob_writes 195761663 # The number of ROB writes
system.cpu.timesIdled 83653 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 5054066 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 79591756 # Number of Instructions Simulated
system.cpu.committedOps 79591756 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 79591756 # Number of Instructions Simulated
system.cpu.cpi 0.625035 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.625035 # CPI: Total CPI of All Threads
system.cpu.ipc 1.599911 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.599911 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 115904116 # number of integer regfile reads
system.cpu.int_regfile_writes 57506232 # number of integer regfile writes
system.cpu.fp_regfile_reads 249599 # number of floating regfile reads
system.cpu.fp_regfile_writes 239957 # number of floating regfile writes
system.cpu.misc_regfile_reads 38110 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.toL2Bus.throughput 1204474416 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 155769 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 155768 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 168935 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 143420 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 143420 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 187275 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 580037 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 767312 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 5992768 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23967104 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 29959872 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 29959872 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 402997000 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.6 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 141831227 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.6 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 326236500 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.3 # Layer utilization (%)
system.cpu.icache.tags.replacements 91589 # number of replacements
system.cpu.icache.tags.tagsinuse 1926.117780 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 13792950 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 93637 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 147.302348 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 20015752250 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1926.117780 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.940487 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.940487 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 13792950 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 13792950 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 13792950 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 13792950 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 13792950 # number of overall hits
system.cpu.icache.overall_hits::total 13792950 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 106403 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 106403 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 106403 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 106403 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 106403 # number of overall misses
system.cpu.icache.overall_misses::total 106403 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 2026702474 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 2026702474 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 2026702474 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 2026702474 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 2026702474 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 2026702474 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 13899353 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 13899353 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 13899353 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 13899353 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 13899353 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 13899353 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007655 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.007655 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.007655 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.007655 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.007655 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.007655 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19047.418531 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19047.418531 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 19047.418531 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19047.418531 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 19047.418531 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19047.418531 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 673 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 15 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 44.866667 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 12765 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 12765 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 12765 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 12765 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 12765 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 12765 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 93638 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 93638 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 93638 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 93638 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 93638 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 93638 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1554482273 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 1554482273 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1554482273 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 1554482273 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1554482273 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1554482273 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006737 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006737 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006737 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.006737 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006737 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.006737 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16600.976879 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16600.976879 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16600.976879 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16600.976879 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16600.976879 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16600.976879 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 132395 # number of replacements
system.cpu.l2cache.tags.tagsinuse 30693.596872 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 159984 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 164457 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 0.972801 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 26343.566994 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 2104.284685 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 2245.745192 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.803942 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064218 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.068535 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.936694 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 85987 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 34288 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 120275 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 168935 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 168935 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 12614 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 12614 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 85987 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 46902 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 132889 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 85987 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 46902 # number of overall hits
system.cpu.l2cache.overall_hits::total 132889 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 7651 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 27843 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 35494 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 130806 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 130806 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 7651 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 158649 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 166300 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 7651 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 158649 # number of overall misses
system.cpu.l2cache.overall_misses::total 166300 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 600341000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2116503000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 2716844000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13805964000 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 13805964000 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 600341000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 15922467000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 16522808000 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 600341000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 15922467000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 16522808000 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 93638 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 62131 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 155769 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 168935 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 168935 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 143420 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 143420 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 93638 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 205551 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 299189 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 93638 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 205551 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 299189 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.081708 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.448134 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.227863 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.912049 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.912049 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.081708 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.771823 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.555836 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.081708 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.771823 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.555836 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 78465.690759 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 76015.623316 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 76543.753874 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 105545.341957 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 105545.341957 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 78465.690759 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 100362.857629 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 99355.429946 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 78465.690759 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 100362.857629 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 99355.429946 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 114017 # number of writebacks
system.cpu.l2cache.writebacks::total 114017 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 7651 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 27843 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 35494 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130806 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 130806 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 7651 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 158649 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 166300 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 7651 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 158649 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 166300 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 503573000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 1760000500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2263573500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 12201880000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 12201880000 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 503573000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 13961880500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 14465453500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 503573000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 13961880500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 14465453500 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.081708 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.448134 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.227863 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.912049 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.912049 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.081708 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.771823 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.555836 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.081708 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.771823 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.555836 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 65817.932296 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 63211.597170 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 63773.412408 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 93282.265340 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 93282.265340 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 65817.932296 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 88004.844027 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 86984.085989 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 65817.932296 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 88004.844027 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 86984.085989 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 201455 # number of replacements
system.cpu.dcache.tags.tagsinuse 4074.008979 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 34185233 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 205551 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 166.310225 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 220306250 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4074.008979 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.994631 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.994631 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 20611135 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 20611135 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 13574043 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 13574043 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 55 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 55 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 34185178 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 34185178 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 34185178 # number of overall hits
system.cpu.dcache.overall_hits::total 34185178 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 267491 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 267491 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1039334 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1039334 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 1306825 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1306825 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1306825 # number of overall misses
system.cpu.dcache.overall_misses::total 1306825 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 16297490000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 16297490000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 89003554001 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 89003554001 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 105301044001 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 105301044001 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 105301044001 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 105301044001 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 20878626 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 20878626 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 55 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 55 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 35492003 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 35492003 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 35492003 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 35492003 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012812 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.012812 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.071122 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.071122 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.036820 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.036820 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.036820 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.036820 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 60927.246150 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60927.246150 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 85635.179837 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 85635.179837 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 80577.769786 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 80577.769786 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 80577.769786 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 80577.769786 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 5154697 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 131 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 112181 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 1 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 45.949822 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 131 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 168935 # number of writebacks
system.cpu.dcache.writebacks::total 168935 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 205357 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 205357 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 895917 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 895917 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1101274 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1101274 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1101274 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1101274 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 62134 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 62134 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143417 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 143417 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 205551 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 205551 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 205551 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 205551 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 2523454750 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2523454750 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 14076498244 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 14076498244 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16599952994 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 16599952994 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16599952994 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 16599952994 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002976 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002976 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009814 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009814 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005791 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.005791 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005791 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.005791 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 40613.106351 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40613.106351 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 98150.834587 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 98150.834587 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 80758.317858 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80758.317858 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 80758.317858 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80758.317858 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|