blob: e1fb122e996440210bdfeb8953eed531f93fd38e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.021620 # Number of seconds simulated
sim_ticks 21619627000 # Number of ticks simulated
final_tick 21619627000 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 209503 # Simulator instruction rate (inst/s)
host_op_rate 209503 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 56907639 # Simulator tick rate (ticks/s)
host_mem_usage 228332 # Number of bytes of host memory used
host_seconds 379.91 # Real time elapsed on the host
sim_insts 79591756 # Number of instructions simulated
sim_ops 79591756 # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst 559680 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10295552 # Number of bytes read from this memory
system.physmem.bytes_read::total 10855232 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 559680 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 559680 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7426432 # Number of bytes written to this memory
system.physmem.bytes_written::total 7426432 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 8745 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 160868 # Number of read requests responded to by this memory
system.physmem.num_reads::total 169613 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 116038 # Number of write requests responded to by this memory
system.physmem.num_writes::total 116038 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 25887588 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 476213211 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 502100799 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 25887588 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 25887588 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 343504169 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 343504169 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 343504169 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 25887588 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 476213211 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 845604968 # Total bandwidth to/from this memory (bytes/s)
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 22478221 # DTB read hits
system.cpu.dtb.read_misses 218727 # DTB read misses
system.cpu.dtb.read_acv 49 # DTB read access violations
system.cpu.dtb.read_accesses 22696948 # DTB read accesses
system.cpu.dtb.write_hits 15797623 # DTB write hits
system.cpu.dtb.write_misses 42281 # DTB write misses
system.cpu.dtb.write_acv 2 # DTB write access violations
system.cpu.dtb.write_accesses 15839904 # DTB write accesses
system.cpu.dtb.data_hits 38275844 # DTB hits
system.cpu.dtb.data_misses 261008 # DTB misses
system.cpu.dtb.data_acv 51 # DTB access violations
system.cpu.dtb.data_accesses 38536852 # DTB accesses
system.cpu.itb.fetch_hits 14126153 # ITB hits
system.cpu.itb.fetch_misses 38209 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 14164362 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 4583 # Number of system calls
system.cpu.numCycles 43239256 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.BPredUnit.lookups 16713940 # Number of BP lookups
system.cpu.BPredUnit.condPredicted 10785641 # Number of conditional branches predicted
system.cpu.BPredUnit.condIncorrect 474517 # Number of conditional branches incorrect
system.cpu.BPredUnit.BTBLookups 12148042 # Number of BTB lookups
system.cpu.BPredUnit.BTBHits 7471828 # Number of BTB hits
system.cpu.BPredUnit.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.BPredUnit.usedRAS 1996046 # Number of times the RAS was used to get a target.
system.cpu.BPredUnit.RASInCorrect 44341 # Number of incorrect RAS predictions.
system.cpu.fetch.icacheStallCycles 15442173 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 106653150 # Number of instructions fetch has processed
system.cpu.fetch.Branches 16713940 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 9467874 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 19795691 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 2142333 # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles 5738431 # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles 8227 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 318072 # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines 14126153 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 221095 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples 42854841 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.488707 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.154001 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 23059150 53.81% 53.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1544639 3.60% 57.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1408806 3.29% 60.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 1522467 3.55% 64.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4195710 9.79% 74.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1864977 4.35% 78.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 685640 1.60% 79.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1085683 2.53% 82.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 7487769 17.47% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 42854841 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.386546 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.466582 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 16604436 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 5227614 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 18845700 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 731163 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 1445928 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 3801623 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 109086 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 104782719 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 304838 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 1445928 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 17078558 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 2955442 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 82947 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 19068517 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 2223449 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 103359605 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 254 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 47854 # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents 2072460 # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands 62291613 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 124619411 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 124164571 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 454840 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 52546881 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 9744732 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 5573 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 5571 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 4558890 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 23363714 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 16388828 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1131841 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 391237 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 91420984 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 5434 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 89018152 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 120887 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 11240273 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 4901766 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 851 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 42854841 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.077202 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.113927 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 14370838 33.53% 33.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 7100087 16.57% 50.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 5540527 12.93% 63.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 4772141 11.14% 74.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 4704722 10.98% 85.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2673915 6.24% 91.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1941470 4.53% 95.91% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 1325823 3.09% 99.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 425318 0.99% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 42854841 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 128315 6.76% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 6.76% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 799448 42.10% 48.86% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 971123 51.14% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 49717774 55.85% 55.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 43792 0.05% 55.90% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 55.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 120893 0.14% 56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 87 0.00% 56.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 121944 0.14% 56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 56 0.00% 56.17% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 38928 0.04% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.22% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 22969813 25.80% 82.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 16004865 17.98% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 89018152 # Type of FU issued
system.cpu.iq.rate 2.058735 # Inst issue rate
system.cpu.iq.fu_busy_cnt 1898886 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.021331 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 222303440 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 102266391 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 86984314 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 607478 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 416601 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 296142 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 90613228 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 303810 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1449481 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 3087076 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 5237 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 17226 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1775451 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2459 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 39 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 1445928 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1740049 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 88499 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 100965460 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 244137 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 23363714 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 16388828 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 5434 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 53254 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 431 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 17226 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 250564 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 172705 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 423269 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 88055069 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 22700407 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 963083 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 9539042 # number of nop insts executed
system.cpu.iew.exec_refs 38540674 # number of memory reference insts executed
system.cpu.iew.exec_branches 15139519 # Number of branches executed
system.cpu.iew.exec_stores 15840267 # Number of stores executed
system.cpu.iew.exec_rate 2.036461 # Inst execution rate
system.cpu.iew.wb_sent 87694134 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 87280456 # cumulative count of insts written-back
system.cpu.iew.wb_producers 33430607 # num instructions producing a value
system.cpu.iew.wb_consumers 43860363 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 2.018547 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.762205 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 9526459 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 4583 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 368198 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 41408913 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.133373 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.803824 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 18342699 44.30% 44.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 7125223 17.21% 61.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 3513214 8.48% 69.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 2087650 5.04% 75.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 2070192 5.00% 80.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1179714 2.85% 82.88% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 1132729 2.74% 85.61% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 709577 1.71% 87.33% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5247915 12.67% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 41408913 # Number of insts commited each cycle
system.cpu.commit.committedInsts 88340672 # Number of instructions committed
system.cpu.commit.committedOps 88340672 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 34890015 # Number of memory references committed
system.cpu.commit.loads 20276638 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 13754477 # Number of branches committed
system.cpu.commit.fp_insts 267754 # Number of committed floating point instructions.
system.cpu.commit.int_insts 77942044 # Number of committed integer instructions.
system.cpu.commit.function_calls 1661057 # Number of function calls committed.
system.cpu.commit.bw_lim_events 5247915 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 132710787 # The number of ROB reads
system.cpu.rob.rob_writes 197183581 # The number of ROB writes
system.cpu.timesIdled 23387 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 384415 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 79591756 # Number of Instructions Simulated
system.cpu.committedOps 79591756 # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total 79591756 # Number of Instructions Simulated
system.cpu.cpi 0.543263 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.543263 # CPI: Total CPI of All Threads
system.cpu.ipc 1.840729 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.840729 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 116590843 # number of integer regfile reads
system.cpu.int_regfile_writes 57851456 # number of integer regfile writes
system.cpu.fp_regfile_reads 250950 # number of floating regfile reads
system.cpu.fp_regfile_writes 240941 # number of floating regfile writes
system.cpu.misc_regfile_reads 38077 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.icache.replacements 92836 # number of replacements
system.cpu.icache.tagsinuse 1929.378925 # Cycle average of tags in use
system.cpu.icache.total_refs 14026889 # Total number of references to valid blocks.
system.cpu.icache.sampled_refs 94884 # Sample count of references to valid blocks.
system.cpu.icache.avg_refs 147.831974 # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle 18060721000 # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst 1929.378925 # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst 0.942080 # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total 0.942080 # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst 14026889 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 14026889 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 14026889 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 14026889 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 14026889 # number of overall hits
system.cpu.icache.overall_hits::total 14026889 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 99264 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 99264 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 99264 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 99264 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 99264 # number of overall misses
system.cpu.icache.overall_misses::total 99264 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 1029034500 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 1029034500 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 1029034500 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 1029034500 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 1029034500 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 1029034500 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 14126153 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 14126153 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 14126153 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 14126153 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 14126153 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 14126153 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007027 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.007027 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.007027 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.007027 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.007027 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.007027 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 10366.643496 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 10366.643496 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 10366.643496 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 10366.643496 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 10366.643496 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 10366.643496 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 4379 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 4379 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 4379 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 4379 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 4379 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 4379 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 94885 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 94885 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 94885 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 94885 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 94885 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 94885 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 637176500 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 637176500 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 637176500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 637176500 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 637176500 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 637176500 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006717 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006717 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006717 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.006717 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006717 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.006717 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 6715.250040 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 6715.250040 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 6715.250040 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 6715.250040 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 6715.250040 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 6715.250040 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.replacements 201660 # number of replacements
system.cpu.dcache.tagsinuse 4075.950117 # Cycle average of tags in use
system.cpu.dcache.total_refs 34352002 # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs 205756 # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs 166.955044 # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle 168155000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data 4075.950117 # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data 0.995105 # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total 0.995105 # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data 20774603 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 20774603 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 13577332 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 13577332 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 67 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 67 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 34351935 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 34351935 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 34351935 # number of overall hits
system.cpu.dcache.overall_hits::total 34351935 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 251586 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 251586 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1036045 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1036045 # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data 1287631 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1287631 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1287631 # number of overall misses
system.cpu.dcache.overall_misses::total 1287631 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 8533517000 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 8533517000 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 45981514500 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 45981514500 # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 54515031500 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 54515031500 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 54515031500 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 54515031500 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 21026189 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 21026189 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 67 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 67 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 35639566 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 35639566 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 35639566 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 35639566 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.011965 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.011965 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.070897 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.070897 # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.036129 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.036129 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.036129 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.036129 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33918.886584 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33918.886584 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44381.773475 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44381.773475 # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42337.464305 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42337.464305 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42337.464305 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42337.464305 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 96000 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 17 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 5647.058824 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 166377 # number of writebacks
system.cpu.dcache.writebacks::total 166377 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 189261 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 189261 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 892614 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 892614 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1081875 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1081875 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1081875 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1081875 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 62325 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 62325 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143431 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 143431 # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 205756 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 205756 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 205756 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 205756 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 1244348500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 1244348500 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 5521425000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 5521425000 # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 6765773500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 6765773500 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 6765773500 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 6765773500 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002964 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002964 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009815 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009815 # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005773 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.005773 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005773 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.005773 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 19965.479342 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 19965.479342 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 38495.339222 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 38495.339222 # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 32882.508894 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 32882.508894 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 32882.508894 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 32882.508894 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.replacements 137206 # number of replacements
system.cpu.l2cache.tagsinuse 29113.613445 # Cycle average of tags in use
system.cpu.l2cache.total_refs 155241 # Total number of references to valid blocks.
system.cpu.l2cache.sampled_refs 168083 # Sample count of references to valid blocks.
system.cpu.l2cache.avg_refs 0.923597 # Average number of references to valid blocks.
system.cpu.l2cache.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.occ_blocks::writebacks 25325.507446 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.inst 1911.510034 # Average occupied blocks per requestor
system.cpu.l2cache.occ_blocks::cpu.data 1876.595965 # Average occupied blocks per requestor
system.cpu.l2cache.occ_percent::writebacks 0.772873 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.inst 0.058335 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::cpu.data 0.057269 # Average percentage of cache occupancy
system.cpu.l2cache.occ_percent::total 0.888477 # Average percentage of cache occupancy
system.cpu.l2cache.ReadReq_hits::cpu.inst 86140 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 32424 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 118564 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 166377 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 166377 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 12464 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 12464 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 86140 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 44888 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 131028 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 86140 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 44888 # number of overall hits
system.cpu.l2cache.overall_hits::total 131028 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 8745 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 29899 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 38644 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 130969 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 130969 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 8745 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 160868 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 169613 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 8745 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 160868 # number of overall misses
system.cpu.l2cache.overall_misses::total 169613 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 308885000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 1032985000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 1341870000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 5046309500 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 5046309500 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 308885000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 6079294500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 6388179500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 308885000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 6079294500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 6388179500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 94885 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 62323 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 157208 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 166377 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 166377 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 143433 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 143433 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 94885 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 205756 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 300641 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 94885 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 205756 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 300641 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.092164 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.479743 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.245814 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.913102 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.913102 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.092164 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.781839 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.564171 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.092164 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.781839 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.564171 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 35321.326472 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 34549.148801 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 34723.889866 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 38530.564485 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 38530.564485 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 35321.326472 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 37790.576746 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 37663.265787 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 35321.326472 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 37790.576746 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 37663.265787 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 29000 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 11 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs 2636.363636 # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 116038 # number of writebacks
system.cpu.l2cache.writebacks::total 116038 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 8745 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 29899 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 38644 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130969 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 130969 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 8745 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 160868 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 169613 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 8745 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 160868 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 169613 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 281196000 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 941994500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 1223190500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 4649150500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 4649150500 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 281196000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 5591145000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 5872341000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 281196000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 5591145000 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 5872341000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.092164 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.479743 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.245814 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.913102 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.913102 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.092164 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.781839 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.564171 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.092164 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.781839 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.564171 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 32155.060034 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 31505.886484 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 31652.792154 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 35498.098787 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 35498.098787 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 32155.060034 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 34756.104384 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 34621.998314 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 32155.060034 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 34756.104384 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 34621.998314 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|