blob: 31507e4864b06926e49edf87f465207b9457d97c (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
827
828
829
830
831
832
833
834
835
836
837
838
839
840
841
842
843
844
845
846
847
848
849
850
851
852
853
854
855
856
857
858
859
860
861
862
863
864
865
866
867
868
869
870
871
872
873
874
875
876
877
878
879
880
881
882
883
884
885
886
887
888
889
890
891
892
893
894
895
896
897
898
899
900
901
902
903
904
905
906
907
908
909
910
911
912
913
914
915
916
917
918
919
920
921
922
923
924
925
926
927
928
929
930
931
932
933
934
935
936
937
938
939
940
941
942
943
944
945
946
947
948
949
950
951
952
953
954
955
956
957
958
959
960
961
962
963
964
965
966
967
968
969
970
971
972
973
974
975
976
977
978
979
980
981
982
983
984
985
986
987
988
989
990
991
992
993
994
995
996
997
998
999
1000
1001
1002
1003
1004
1005
1006
1007
1008
1009
1010
1011
|
---------- Begin Simulation Statistics ----------
sim_seconds 0.022262 # Number of seconds simulated
sim_ticks 22262172500 # Number of ticks simulated
final_tick 22262172500 # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq 1000000000000 # Frequency of simulated ticks
host_inst_rate 164105 # Simulator instruction rate (inst/s)
host_op_rate 164105 # Simulator op (including micro ops) rate (op/s)
host_tick_rate 45900767 # Simulator tick rate (ticks/s)
host_mem_usage 245260 # Number of bytes of host memory used
host_seconds 485.01 # Real time elapsed on the host
sim_insts 79591756 # Number of instructions simulated
sim_ops 79591756 # Number of ops (including micro ops) simulated
system.voltage_domain.voltage 1 # Voltage in Volts
system.clk_domain.clock 1000 # Clock period in ticks
system.physmem.bytes_read::cpu.inst 487296 # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data 10152448 # Number of bytes read from this memory
system.physmem.bytes_read::total 10639744 # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst 487296 # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total 487296 # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks 7297472 # Number of bytes written to this memory
system.physmem.bytes_written::total 7297472 # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst 7614 # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data 158632 # Number of read requests responded to by this memory
system.physmem.num_reads::total 166246 # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks 114023 # Number of write requests responded to by this memory
system.physmem.num_writes::total 114023 # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst 21888969 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data 456040308 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total 477929277 # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst 21888969 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total 21888969 # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks 327796939 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total 327796939 # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks 327796939 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst 21888969 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data 456040308 # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total 805726216 # Total bandwidth to/from this memory (bytes/s)
system.physmem.readReqs 166246 # Number of read requests accepted
system.physmem.writeReqs 114023 # Number of write requests accepted
system.physmem.readBursts 166246 # Number of DRAM read bursts, including those serviced by the write queue
system.physmem.writeBursts 114023 # Number of DRAM write bursts, including those merged in the write queue
system.physmem.bytesReadDRAM 10639232 # Total number of bytes read from DRAM
system.physmem.bytesReadWrQ 512 # Total number of bytes read from write queue
system.physmem.bytesWritten 7295808 # Total number of bytes written to DRAM
system.physmem.bytesReadSys 10639744 # Total read bytes from the system interface side
system.physmem.bytesWrittenSys 7297472 # Total written bytes from the system interface side
system.physmem.servicedByWrQ 8 # Number of DRAM read bursts serviced by the write queue
system.physmem.mergedWrBursts 0 # Number of DRAM write bursts merged with an existing one
system.physmem.neitherReadNorWriteReqs 0 # Number of requests that are neither read nor write
system.physmem.perBankRdBursts::0 10440 # Per bank write bursts
system.physmem.perBankRdBursts::1 10463 # Per bank write bursts
system.physmem.perBankRdBursts::2 10311 # Per bank write bursts
system.physmem.perBankRdBursts::3 10061 # Per bank write bursts
system.physmem.perBankRdBursts::4 10417 # Per bank write bursts
system.physmem.perBankRdBursts::5 10395 # Per bank write bursts
system.physmem.perBankRdBursts::6 9841 # Per bank write bursts
system.physmem.perBankRdBursts::7 10308 # Per bank write bursts
system.physmem.perBankRdBursts::8 10597 # Per bank write bursts
system.physmem.perBankRdBursts::9 10638 # Per bank write bursts
system.physmem.perBankRdBursts::10 10546 # Per bank write bursts
system.physmem.perBankRdBursts::11 10227 # Per bank write bursts
system.physmem.perBankRdBursts::12 10273 # Per bank write bursts
system.physmem.perBankRdBursts::13 10619 # Per bank write bursts
system.physmem.perBankRdBursts::14 10481 # Per bank write bursts
system.physmem.perBankRdBursts::15 10621 # Per bank write bursts
system.physmem.perBankWrBursts::0 7082 # Per bank write bursts
system.physmem.perBankWrBursts::1 7258 # Per bank write bursts
system.physmem.perBankWrBursts::2 7255 # Per bank write bursts
system.physmem.perBankWrBursts::3 6997 # Per bank write bursts
system.physmem.perBankWrBursts::4 7126 # Per bank write bursts
system.physmem.perBankWrBursts::5 7170 # Per bank write bursts
system.physmem.perBankWrBursts::6 6776 # Per bank write bursts
system.physmem.perBankWrBursts::7 7085 # Per bank write bursts
system.physmem.perBankWrBursts::8 7222 # Per bank write bursts
system.physmem.perBankWrBursts::9 6942 # Per bank write bursts
system.physmem.perBankWrBursts::10 7084 # Per bank write bursts
system.physmem.perBankWrBursts::11 6990 # Per bank write bursts
system.physmem.perBankWrBursts::12 6966 # Per bank write bursts
system.physmem.perBankWrBursts::13 7288 # Per bank write bursts
system.physmem.perBankWrBursts::14 7284 # Per bank write bursts
system.physmem.perBankWrBursts::15 7472 # Per bank write bursts
system.physmem.numRdRetry 0 # Number of times read queue was full causing retry
system.physmem.numWrRetry 0 # Number of times write queue was full causing retry
system.physmem.totGap 22262139000 # Total gap between requests
system.physmem.readPktSize::0 0 # Read request sizes (log2)
system.physmem.readPktSize::1 0 # Read request sizes (log2)
system.physmem.readPktSize::2 0 # Read request sizes (log2)
system.physmem.readPktSize::3 0 # Read request sizes (log2)
system.physmem.readPktSize::4 0 # Read request sizes (log2)
system.physmem.readPktSize::5 0 # Read request sizes (log2)
system.physmem.readPktSize::6 166246 # Read request sizes (log2)
system.physmem.writePktSize::0 0 # Write request sizes (log2)
system.physmem.writePktSize::1 0 # Write request sizes (log2)
system.physmem.writePktSize::2 0 # Write request sizes (log2)
system.physmem.writePktSize::3 0 # Write request sizes (log2)
system.physmem.writePktSize::4 0 # Write request sizes (log2)
system.physmem.writePktSize::5 0 # Write request sizes (log2)
system.physmem.writePktSize::6 114023 # Write request sizes (log2)
system.physmem.rdQLenPdf::0 51670 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::1 53911 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::2 45458 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::3 15180 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::4 15 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::5 3 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::6 1 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::7 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::8 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::9 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::10 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::11 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::12 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::13 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::14 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::15 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::16 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::17 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::18 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::19 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::20 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::21 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::22 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::23 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::24 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::25 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::26 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::27 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::28 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::29 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::30 0 # What read queue length does an incoming req see
system.physmem.rdQLenPdf::31 0 # What read queue length does an incoming req see
system.physmem.wrQLenPdf::0 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::1 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::2 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::3 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::4 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::5 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::6 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::7 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::8 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::9 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::10 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::11 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::12 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::13 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::14 1 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::15 839 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::16 879 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::17 1392 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::18 2489 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::19 4591 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::20 5919 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::21 6398 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::22 6763 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::23 7095 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::24 7509 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::25 7936 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::26 8302 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::27 8984 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::28 9696 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::29 8624 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::30 8779 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::31 8776 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::32 8045 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::33 453 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::34 263 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::35 156 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::36 80 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::37 34 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::38 6 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::39 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::40 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::41 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::42 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::43 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::44 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::45 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::46 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::47 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::48 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::49 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::50 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::51 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::52 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::53 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::54 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::55 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::56 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::57 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::58 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::59 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::60 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::61 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::62 0 # What write queue length does an incoming req see
system.physmem.wrQLenPdf::63 0 # What write queue length does an incoming req see
system.physmem.bytesPerActivate::samples 52156 # Bytes accessed per row activation
system.physmem.bytesPerActivate::mean 343.855817 # Bytes accessed per row activation
system.physmem.bytesPerActivate::gmean 201.745106 # Bytes accessed per row activation
system.physmem.bytesPerActivate::stdev 344.281593 # Bytes accessed per row activation
system.physmem.bytesPerActivate::0-127 18285 35.06% 35.06% # Bytes accessed per row activation
system.physmem.bytesPerActivate::128-255 10756 20.62% 55.68% # Bytes accessed per row activation
system.physmem.bytesPerActivate::256-383 5580 10.70% 66.38% # Bytes accessed per row activation
system.physmem.bytesPerActivate::384-511 3146 6.03% 72.41% # Bytes accessed per row activation
system.physmem.bytesPerActivate::512-639 2660 5.10% 77.51% # Bytes accessed per row activation
system.physmem.bytesPerActivate::640-767 1727 3.31% 80.82% # Bytes accessed per row activation
system.physmem.bytesPerActivate::768-895 1787 3.43% 84.25% # Bytes accessed per row activation
system.physmem.bytesPerActivate::896-1023 1244 2.39% 86.63% # Bytes accessed per row activation
system.physmem.bytesPerActivate::1024-1151 6971 13.37% 100.00% # Bytes accessed per row activation
system.physmem.bytesPerActivate::total 52156 # Bytes accessed per row activation
system.physmem.rdPerTurnAround::samples 6968 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::mean 23.856056 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::stdev 342.059287 # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::0-1023 6967 99.99% 99.99% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::27648-28671 1 0.01% 100.00% # Reads before turning the bus around for writes
system.physmem.rdPerTurnAround::total 6968 # Reads before turning the bus around for writes
system.physmem.wrPerTurnAround::samples 6968 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::mean 16.360075 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::gmean 16.330777 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::stdev 1.045922 # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::16 6065 87.04% 87.04% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::17 29 0.42% 87.46% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::18 476 6.83% 94.29% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::19 227 3.26% 97.55% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::20 92 1.32% 98.87% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::21 39 0.56% 99.43% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::22 17 0.24% 99.67% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::23 11 0.16% 99.83% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::24 8 0.11% 99.94% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::25 3 0.04% 99.99% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::30 1 0.01% 100.00% # Writes before turning the bus around for reads
system.physmem.wrPerTurnAround::total 6968 # Writes before turning the bus around for reads
system.physmem.totQLat 5413019750 # Total ticks spent queuing
system.physmem.totMemAccLat 8529982250 # Total ticks spent from burst creation until serviced by the DRAM
system.physmem.totBusLat 831190000 # Total ticks spent in databus transfers
system.physmem.avgQLat 32561.87 # Average queueing delay per DRAM burst
system.physmem.avgBusLat 5000.00 # Average bus latency per DRAM burst
system.physmem.avgMemAccLat 51311.87 # Average memory access latency per DRAM burst
system.physmem.avgRdBW 477.91 # Average DRAM read bandwidth in MiByte/s
system.physmem.avgWrBW 327.72 # Average achieved write bandwidth in MiByte/s
system.physmem.avgRdBWSys 477.93 # Average system read bandwidth in MiByte/s
system.physmem.avgWrBWSys 327.80 # Average system write bandwidth in MiByte/s
system.physmem.peakBW 12800.00 # Theoretical peak bandwidth in MiByte/s
system.physmem.busUtil 6.29 # Data bus utilization in percentage
system.physmem.busUtilRead 3.73 # Data bus utilization in percentage for reads
system.physmem.busUtilWrite 2.56 # Data bus utilization in percentage for writes
system.physmem.avgRdQLen 1.80 # Average read queue length when enqueuing
system.physmem.avgWrQLen 24.52 # Average write queue length when enqueuing
system.physmem.readRowHits 146096 # Number of row buffer hits during reads
system.physmem.writeRowHits 81976 # Number of row buffer hits during writes
system.physmem.readRowHitRate 87.88 # Row buffer hit rate for reads
system.physmem.writeRowHitRate 71.89 # Row buffer hit rate for writes
system.physmem.avgGap 79431.33 # Average gap between requests
system.physmem.pageHitRate 81.38 # Row buffer hit rate, read and write combined
system.physmem.memoryStateTime::IDLE 9551525000 # Time in different power states
system.physmem.memoryStateTime::REF 743340000 # Time in different power states
system.physmem.memoryStateTime::PRE_PDN 0 # Time in different power states
system.physmem.memoryStateTime::ACT 11966317750 # Time in different power states
system.physmem.memoryStateTime::ACT_PDN 0 # Time in different power states
system.membus.throughput 805726216 # Throughput (bytes/s)
system.membus.trans_dist::ReadReq 35460 # Transaction distribution
system.membus.trans_dist::ReadResp 35460 # Transaction distribution
system.membus.trans_dist::Writeback 114023 # Transaction distribution
system.membus.trans_dist::ReadExReq 130786 # Transaction distribution
system.membus.trans_dist::ReadExResp 130786 # Transaction distribution
system.membus.pkt_count_system.cpu.l2cache.mem_side::system.physmem.port 446515 # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total 446515 # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.cpu.l2cache.mem_side::system.physmem.port 17937216 # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total 17937216 # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus 17937216 # Total data (bytes)
system.membus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.membus.reqLayer0.occupancy 1235956000 # Layer occupancy (ticks)
system.membus.reqLayer0.utilization 5.6 # Layer utilization (%)
system.membus.respLayer1.occupancy 1525146000 # Layer occupancy (ticks)
system.membus.respLayer1.utilization 6.9 # Layer utilization (%)
system.cpu_clk_domain.clock 500 # Clock period in ticks
system.cpu.branchPred.lookups 16618538 # Number of BP lookups
system.cpu.branchPred.condPredicted 10751969 # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect 360716 # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups 10752045 # Number of BTB lookups
system.cpu.branchPred.BTBHits 7371197 # Number of BTB hits
system.cpu.branchPred.BTBCorrect 0 # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct 68.556233 # BTB Hit Percentage
system.cpu.branchPred.usedRAS 1990414 # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect 2895 # Number of incorrect RAS predictions.
system.cpu.dtb.fetch_hits 0 # ITB hits
system.cpu.dtb.fetch_misses 0 # ITB misses
system.cpu.dtb.fetch_acv 0 # ITB acv
system.cpu.dtb.fetch_accesses 0 # ITB accesses
system.cpu.dtb.read_hits 22632838 # DTB read hits
system.cpu.dtb.read_misses 226204 # DTB read misses
system.cpu.dtb.read_acv 19 # DTB read access violations
system.cpu.dtb.read_accesses 22859042 # DTB read accesses
system.cpu.dtb.write_hits 15863725 # DTB write hits
system.cpu.dtb.write_misses 44788 # DTB write misses
system.cpu.dtb.write_acv 4 # DTB write access violations
system.cpu.dtb.write_accesses 15908513 # DTB write accesses
system.cpu.dtb.data_hits 38496563 # DTB hits
system.cpu.dtb.data_misses 270992 # DTB misses
system.cpu.dtb.data_acv 23 # DTB access violations
system.cpu.dtb.data_accesses 38767555 # DTB accesses
system.cpu.itb.fetch_hits 13910081 # ITB hits
system.cpu.itb.fetch_misses 31577 # ITB misses
system.cpu.itb.fetch_acv 0 # ITB acv
system.cpu.itb.fetch_accesses 13941658 # ITB accesses
system.cpu.itb.read_hits 0 # DTB read hits
system.cpu.itb.read_misses 0 # DTB read misses
system.cpu.itb.read_acv 0 # DTB read access violations
system.cpu.itb.read_accesses 0 # DTB read accesses
system.cpu.itb.write_hits 0 # DTB write hits
system.cpu.itb.write_misses 0 # DTB write misses
system.cpu.itb.write_acv 0 # DTB write access violations
system.cpu.itb.write_accesses 0 # DTB write accesses
system.cpu.itb.data_hits 0 # DTB hits
system.cpu.itb.data_misses 0 # DTB misses
system.cpu.itb.data_acv 0 # DTB access violations
system.cpu.itb.data_accesses 0 # DTB accesses
system.cpu.workload.num_syscalls 4583 # Number of system calls
system.cpu.numCycles 44524349 # number of cpu cycles simulated
system.cpu.numWorkItemsStarted 0 # number of work items this cpu started
system.cpu.numWorkItemsCompleted 0 # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles 15777207 # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts 106088567 # Number of instructions fetch has processed
system.cpu.fetch.Branches 16618538 # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches 9361611 # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles 27200271 # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles 960062 # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles 179 # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.MiscStallCycles 5019 # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles 332851 # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles 57 # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines 13910081 # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes 206082 # Number of outstanding Icache misses that were squashed
system.cpu.fetch.ItlbSquashes 1 # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.rateDist::samples 43795615 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean 2.422356 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev 3.133763 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows 0 0.00% 0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0 24068312 54.96% 54.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1 1538186 3.51% 58.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2 1404705 3.21% 61.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3 1522843 3.48% 65.15% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4 4236021 9.67% 74.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5 1845751 4.21% 79.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6 684777 1.56% 80.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7 1069219 2.44% 83.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8 7425801 16.96% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows 0 0.00% 100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value 0 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value 8 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total 43795615 # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate 0.373246 # Number of branch fetches per cycle
system.cpu.fetch.rate 2.382709 # Number of inst fetches per cycle
system.cpu.decode.IdleCycles 15090251 # Number of cycles decode is idle
system.cpu.decode.BlockedCycles 9271065 # Number of cycles decode is blocked
system.cpu.decode.RunCycles 18462331 # Number of cycles decode is running
system.cpu.decode.UnblockCycles 590423 # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles 381545 # Number of cycles decode is squashing
system.cpu.decode.BranchResolved 3739004 # Number of times decode resolved a branch
system.cpu.decode.BranchMispred 100344 # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts 103984343 # Number of instructions handled by decode
system.cpu.decode.SquashedInsts 314766 # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles 381545 # Number of cycles rename is squashing
system.cpu.rename.IdleCycles 15473555 # Number of cycles rename is idle
system.cpu.rename.BlockCycles 6415386 # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles 96680 # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles 18647393 # Number of cycles rename is running
system.cpu.rename.UnblockCycles 2781056 # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts 102842787 # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents 3945 # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents 148156 # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents 330502 # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents 2246834 # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands 61884966 # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups 124097859 # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups 123771677 # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups 326181 # Number of floating rename lookups
system.cpu.rename.CommittedMaps 52546881 # Number of HB maps that are committed
system.cpu.rename.UndoneMaps 9338085 # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts 5769 # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts 5827 # count of temporary serializing insts renamed
system.cpu.rename.skidInsts 2465534 # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads 23256981 # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores 16451468 # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads 1256796 # Number of conflicting loads.
system.cpu.memDep0.conflictingStores 554193 # Number of conflicting stores.
system.cpu.iq.iqInstsAdded 91273922 # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded 5644 # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued 89085619 # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued 78698 # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined 11197079 # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined 4703509 # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved 1061 # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples 43795615 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean 2.034122 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev 2.247476 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows 0 0.00% 0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0 17182377 39.23% 39.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1 5792116 13.23% 52.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2 5098261 11.64% 64.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3 4417263 10.09% 74.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4 4344645 9.92% 84.11% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5 2649252 6.05% 90.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6 1946446 4.44% 94.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7 1380364 3.15% 97.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8 984891 2.25% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows 0 0.00% 100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value 0 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value 8 # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total 43795615 # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass 0 0.00% 0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu 244209 9.65% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt 0 0.00% 9.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead 1174646 46.40% 56.05% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite 1112477 43.95% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch 0 0.00% 100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass 0 0.00% 0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu 49643458 55.73% 55.73% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult 44096 0.05% 55.78% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv 0 0.00% 55.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd 121526 0.14% 55.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp 89 0.00% 55.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt 121394 0.14% 56.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult 58 0.00% 56.05% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv 39070 0.04% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt 0 0.00% 56.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead 23048961 25.87% 81.96% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite 16066967 18.04% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch 0 0.00% 100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total 89085619 # Type of FU issued
system.cpu.iq.rate 2.000829 # Inst issue rate
system.cpu.iq.fu_busy_cnt 2531332 # FU busy when requested
system.cpu.iq.fu_busy_rate 0.028415 # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads 223962824 # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes 102066580 # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses 87151859 # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads 614059 # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes 431019 # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses 300727 # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses 91309756 # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses 307195 # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads 1661224 # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads 0 # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads 2980343 # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses 6431 # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation 21452 # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores 1838091 # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs 0 # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads 0 # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads 2952 # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked 325709 # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles 0 # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles 381545 # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles 1215876 # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles 4878836 # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts 100803158 # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts 157110 # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts 23256981 # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts 16451468 # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts 5576 # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents 3364 # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents 4856172 # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents 21452 # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect 149650 # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect 157694 # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts 307344 # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts 88311132 # Number of executed instructions
system.cpu.iew.iewExecLoadInsts 22859779 # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts 774487 # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp 0 # number of swp insts executed
system.cpu.iew.exec_nop 9523592 # number of nop insts executed
system.cpu.iew.exec_refs 38768607 # number of memory reference insts executed
system.cpu.iew.exec_branches 15170240 # Number of branches executed
system.cpu.iew.exec_stores 15908828 # Number of stores executed
system.cpu.iew.exec_rate 1.983435 # Inst execution rate
system.cpu.iew.wb_sent 87867079 # cumulative count of insts sent to commit
system.cpu.iew.wb_count 87452586 # cumulative count of insts written-back
system.cpu.iew.wb_producers 33893139 # num instructions producing a value
system.cpu.iew.wb_consumers 44339625 # num instructions consuming a value
system.cpu.iew.wb_penalized 0 # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate 1.964152 # insts written-back per cycle
system.cpu.iew.wb_fanout 0.764398 # average fanout of values written-back
system.cpu.iew.wb_penalized_rate 0 # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts 9260506 # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls 4583 # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts 262230 # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples 42432313 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean 2.081920 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev 2.885099 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows 0 0.00% 0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0 20891279 49.23% 49.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1 6327574 14.91% 64.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2 2939948 6.93% 71.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3 1761291 4.15% 75.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4 1656008 3.90% 79.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5 1140180 2.69% 81.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6 1204228 2.84% 84.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7 795411 1.87% 86.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8 5716394 13.47% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows 0 0.00% 100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value 0 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value 8 # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total 42432313 # Number of insts commited each cycle
system.cpu.commit.committedInsts 88340672 # Number of instructions committed
system.cpu.commit.committedOps 88340672 # Number of ops (including micro ops) committed
system.cpu.commit.swp_count 0 # Number of s/w prefetches committed
system.cpu.commit.refs 34890015 # Number of memory references committed
system.cpu.commit.loads 20276638 # Number of loads committed
system.cpu.commit.membars 0 # Number of memory barriers committed
system.cpu.commit.branches 13754477 # Number of branches committed
system.cpu.commit.fp_insts 267754 # Number of committed floating point instructions.
system.cpu.commit.int_insts 77942044 # Number of committed integer instructions.
system.cpu.commit.function_calls 1661057 # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass 8748916 9.90% 9.90% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu 44394798 50.25% 60.16% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult 41101 0.05% 60.20% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv 0 0.00% 60.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd 114304 0.13% 60.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp 84 0.00% 60.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt 113640 0.13% 60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult 50 0.00% 60.46% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv 37764 0.04% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt 0 0.00% 60.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead 20276638 22.95% 83.46% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite 14613377 16.54% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch 0 0.00% 100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total 88340672 # Class of committed instruction
system.cpu.commit.bw_lim_events 5716394 # number cycles where commit BW limit reached
system.cpu.commit.bw_limited 0 # number of insts not committed due to BW limits
system.cpu.rob.rob_reads 132999755 # The number of ROB reads
system.cpu.rob.rob_writes 196569210 # The number of ROB writes
system.cpu.timesIdled 47704 # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles 728734 # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts 79591756 # Number of Instructions Simulated
system.cpu.committedOps 79591756 # Number of Ops (including micro ops) Simulated
system.cpu.cpi 0.559409 # CPI: Cycles Per Instruction
system.cpu.cpi_total 0.559409 # CPI: Total CPI of All Threads
system.cpu.ipc 1.787601 # IPC: Instructions Per Cycle
system.cpu.ipc_total 1.787601 # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads 116880103 # number of integer regfile reads
system.cpu.int_regfile_writes 57914968 # number of integer regfile writes
system.cpu.fp_regfile_reads 255764 # number of floating regfile reads
system.cpu.fp_regfile_writes 241194 # number of floating regfile writes
system.cpu.misc_regfile_reads 38207 # number of misc regfile reads
system.cpu.misc_regfile_writes 1 # number of misc regfile writes
system.cpu.toL2Bus.throughput 1351038673 # Throughput (bytes/s)
system.cpu.toL2Bus.trans_dist::ReadReq 157664 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadResp 157663 # Transaction distribution
system.cpu.toL2Bus.trans_dist::Writeback 168884 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExReq 143407 # Transaction distribution
system.cpu.toL2Bus.trans_dist::ReadExResp 143407 # Transaction distribution
system.cpu.toL2Bus.pkt_count_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 191277 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 579748 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.pkt_count::total 771025 # Packet count per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.icache.mem_side::system.cpu.l2cache.cpu_side 6120832 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size_system.cpu.dcache.mem_side::system.cpu.l2cache.cpu_side 23956224 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.tot_pkt_size::total 30077056 # Cumulative packet size per connected master and slave (bytes)
system.cpu.toL2Bus.data_through_bus 30077056 # Total data (bytes)
system.cpu.toL2Bus.snoop_data_through_bus 0 # Total snoop data (bytes)
system.cpu.toL2Bus.reqLayer0.occupancy 403861500 # Layer occupancy (ticks)
system.cpu.toL2Bus.reqLayer0.utilization 1.8 # Layer utilization (%)
system.cpu.toL2Bus.respLayer0.occupancy 144811965 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer0.utilization 0.7 # Layer utilization (%)
system.cpu.toL2Bus.respLayer1.occupancy 321850746 # Layer occupancy (ticks)
system.cpu.toL2Bus.respLayer1.utilization 1.4 # Layer utilization (%)
system.cpu.icache.tags.replacements 93590 # number of replacements
system.cpu.icache.tags.tagsinuse 1918.549362 # Cycle average of tags in use
system.cpu.icache.tags.total_refs 13801419 # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs 95638 # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs 144.308946 # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle 18781387250 # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst 1918.549362 # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst 0.936792 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total 0.936792 # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024 2048 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0 78 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1 88 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2 26 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3 1479 # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4 377 # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses 27915798 # Number of tag accesses
system.cpu.icache.tags.data_accesses 27915798 # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst 13801419 # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total 13801419 # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst 13801419 # number of demand (read+write) hits
system.cpu.icache.demand_hits::total 13801419 # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst 13801419 # number of overall hits
system.cpu.icache.overall_hits::total 13801419 # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst 108661 # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total 108661 # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst 108661 # number of demand (read+write) misses
system.cpu.icache.demand_misses::total 108661 # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst 108661 # number of overall misses
system.cpu.icache.overall_misses::total 108661 # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst 2007129462 # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 2007129462 # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst 2007129462 # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 2007129462 # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst 2007129462 # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 2007129462 # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst 13910080 # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total 13910080 # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst 13910080 # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total 13910080 # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst 13910080 # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total 13910080 # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst 0.007812 # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total 0.007812 # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst 0.007812 # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total 0.007812 # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst 0.007812 # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total 0.007812 # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 18471.479758 # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 18471.479758 # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 18471.479758 # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 18471.479758 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 18471.479758 # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 18471.479758 # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs 421 # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs 8 # number of cycles access was blocked
system.cpu.icache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs 52.625000 # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.icache.fast_writes 0 # number of fast writes performed
system.cpu.icache.cache_copies 0 # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst 13022 # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total 13022 # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst 13022 # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total 13022 # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst 13022 # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total 13022 # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst 95639 # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total 95639 # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst 95639 # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total 95639 # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst 95639 # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total 95639 # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst 1547349535 # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 1547349535 # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst 1547349535 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 1547349535 # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst 1547349535 # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 1547349535 # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst 0.006876 # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total 0.006876 # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst 0.006876 # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total 0.006876 # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst 0.006876 # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total 0.006876 # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 16179.064346 # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16179.064346 # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 16179.064346 # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16179.064346 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 16179.064346 # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16179.064346 # average overall mshr miss latency
system.cpu.icache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.l2cache.tags.replacements 132342 # number of replacements
system.cpu.l2cache.tags.tagsinuse 30650.396196 # Cycle average of tags in use
system.cpu.l2cache.tags.total_refs 161877 # Total number of references to valid blocks.
system.cpu.l2cache.tags.sampled_refs 164409 # Sample count of references to valid blocks.
system.cpu.l2cache.tags.avg_refs 0.984599 # Average number of references to valid blocks.
system.cpu.l2cache.tags.warmup_cycle 0 # Cycle when the warmup percentage was hit.
system.cpu.l2cache.tags.occ_blocks::writebacks 26717.381554 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.inst 2107.778355 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_blocks::cpu.data 1825.236287 # Average occupied blocks per requestor
system.cpu.l2cache.tags.occ_percent::writebacks 0.815350 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.inst 0.064324 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::cpu.data 0.055702 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_percent::total 0.935376 # Average percentage of cache occupancy
system.cpu.l2cache.tags.occ_task_id_blocks::1024 32067 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::0 176 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::1 3055 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::2 28591 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::3 187 # Occupied blocks per task id
system.cpu.l2cache.tags.age_task_id_blocks_1024::4 58 # Occupied blocks per task id
system.cpu.l2cache.tags.occ_task_id_percent::1024 0.978607 # Percentage of cache occupancy per task id
system.cpu.l2cache.tags.tag_accesses 4067456 # Number of tag accesses
system.cpu.l2cache.tags.data_accesses 4067456 # Number of data accesses
system.cpu.l2cache.ReadReq_hits::cpu.inst 88024 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::cpu.data 34179 # number of ReadReq hits
system.cpu.l2cache.ReadReq_hits::total 122203 # number of ReadReq hits
system.cpu.l2cache.Writeback_hits::writebacks 168884 # number of Writeback hits
system.cpu.l2cache.Writeback_hits::total 168884 # number of Writeback hits
system.cpu.l2cache.ReadExReq_hits::cpu.data 12621 # number of ReadExReq hits
system.cpu.l2cache.ReadExReq_hits::total 12621 # number of ReadExReq hits
system.cpu.l2cache.demand_hits::cpu.inst 88024 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::cpu.data 46800 # number of demand (read+write) hits
system.cpu.l2cache.demand_hits::total 134824 # number of demand (read+write) hits
system.cpu.l2cache.overall_hits::cpu.inst 88024 # number of overall hits
system.cpu.l2cache.overall_hits::cpu.data 46800 # number of overall hits
system.cpu.l2cache.overall_hits::total 134824 # number of overall hits
system.cpu.l2cache.ReadReq_misses::cpu.inst 7615 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::cpu.data 27846 # number of ReadReq misses
system.cpu.l2cache.ReadReq_misses::total 35461 # number of ReadReq misses
system.cpu.l2cache.ReadExReq_misses::cpu.data 130786 # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_misses::total 130786 # number of ReadExReq misses
system.cpu.l2cache.demand_misses::cpu.inst 7615 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::cpu.data 158632 # number of demand (read+write) misses
system.cpu.l2cache.demand_misses::total 166247 # number of demand (read+write) misses
system.cpu.l2cache.overall_misses::cpu.inst 7615 # number of overall misses
system.cpu.l2cache.overall_misses::cpu.data 158632 # number of overall misses
system.cpu.l2cache.overall_misses::total 166247 # number of overall misses
system.cpu.l2cache.ReadReq_miss_latency::cpu.inst 570946000 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::cpu.data 2619731250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_latency::total 3190677250 # number of ReadReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::cpu.data 13063717250 # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_latency::total 13063717250 # number of ReadExReq miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.inst 570946000 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::cpu.data 15683448500 # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_latency::total 16254394500 # number of demand (read+write) miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.inst 570946000 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::cpu.data 15683448500 # number of overall miss cycles
system.cpu.l2cache.overall_miss_latency::total 16254394500 # number of overall miss cycles
system.cpu.l2cache.ReadReq_accesses::cpu.inst 95639 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::cpu.data 62025 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_accesses::total 157664 # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::writebacks 168884 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_accesses::total 168884 # number of Writeback accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::cpu.data 143407 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_accesses::total 143407 # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.demand_accesses::cpu.inst 95639 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::cpu.data 205432 # number of demand (read+write) accesses
system.cpu.l2cache.demand_accesses::total 301071 # number of demand (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.inst 95639 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::cpu.data 205432 # number of overall (read+write) accesses
system.cpu.l2cache.overall_accesses::total 301071 # number of overall (read+write) accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.inst 0.079622 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::cpu.data 0.448948 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_miss_rate::total 0.224915 # miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::cpu.data 0.911992 # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_miss_rate::total 0.911992 # miss rate for ReadExReq accesses
system.cpu.l2cache.demand_miss_rate::cpu.inst 0.079622 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::cpu.data 0.772187 # miss rate for demand accesses
system.cpu.l2cache.demand_miss_rate::total 0.552185 # miss rate for demand accesses
system.cpu.l2cache.overall_miss_rate::cpu.inst 0.079622 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::cpu.data 0.772187 # miss rate for overall accesses
system.cpu.l2cache.overall_miss_rate::total 0.552185 # miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.inst 74976.493762 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::cpu.data 94079.266322 # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_miss_latency::total 89977.080455 # average ReadReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::cpu.data 99886.205328 # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_miss_latency::total 99886.205328 # average ReadExReq miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.inst 74976.493762 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::cpu.data 98866.864819 # average overall miss latency
system.cpu.l2cache.demand_avg_miss_latency::total 97772.558302 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.inst 74976.493762 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::cpu.data 98866.864819 # average overall miss latency
system.cpu.l2cache.overall_avg_miss_latency::total 97772.558302 # average overall miss latency
system.cpu.l2cache.blocked_cycles::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_mshrs 0 # number of cycles access was blocked
system.cpu.l2cache.blocked::no_targets 0 # number of cycles access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_mshrs nan # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles::no_targets nan # average number of cycles each access was blocked
system.cpu.l2cache.fast_writes 0 # number of fast writes performed
system.cpu.l2cache.cache_copies 0 # number of cache copies performed
system.cpu.l2cache.writebacks::writebacks 114023 # number of writebacks
system.cpu.l2cache.writebacks::total 114023 # number of writebacks
system.cpu.l2cache.ReadReq_mshr_misses::cpu.inst 7615 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::cpu.data 27846 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadReq_mshr_misses::total 35461 # number of ReadReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::cpu.data 130786 # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadExReq_mshr_misses::total 130786 # number of ReadExReq MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.inst 7615 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::cpu.data 158632 # number of demand (read+write) MSHR misses
system.cpu.l2cache.demand_mshr_misses::total 166247 # number of demand (read+write) MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.inst 7615 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::cpu.data 158632 # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_misses::total 166247 # number of overall MSHR misses
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.inst 474721500 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::cpu.data 2276772250 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_latency::total 2751493750 # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::cpu.data 11463934250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_latency::total 11463934250 # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.inst 474721500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::cpu.data 13740706500 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_latency::total 14215428000 # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.inst 474721500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::cpu.data 13740706500 # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_latency::total 14215428000 # number of overall MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.inst 0.079622 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::cpu.data 0.448948 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_miss_rate::total 0.224915 # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::cpu.data 0.911992 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_miss_rate::total 0.911992 # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.inst 0.079622 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::cpu.data 0.772187 # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_miss_rate::total 0.552185 # mshr miss rate for demand accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.inst 0.079622 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::cpu.data 0.772187 # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_miss_rate::total 0.552185 # mshr miss rate for overall accesses
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.inst 62340.315167 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::cpu.data 81762.991094 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency::total 77592.108232 # average ReadReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 87654.139205 # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency::total 87654.139205 # average ReadExReq mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.inst 62340.315167 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::cpu.data 86620.016768 # average overall mshr miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency::total 85507.876834 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.inst 62340.315167 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::cpu.data 86620.016768 # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency::total 85507.876834 # average overall mshr miss latency
system.cpu.l2cache.no_allocate_misses 0 # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements 201336 # number of replacements
system.cpu.dcache.tags.tagsinuse 4071.830097 # Cycle average of tags in use
system.cpu.dcache.tags.total_refs 34080339 # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs 205432 # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs 165.895961 # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle 215961000 # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data 4071.830097 # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data 0.994099 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total 0.994099 # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024 4096 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0 76 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1 2800 # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2 1220 # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024 1 # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses 71000880 # Number of tag accesses
system.cpu.dcache.tags.data_accesses 71000880 # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data 20516147 # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total 20516147 # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data 13564136 # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total 13564136 # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data 56 # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total 56 # number of LoadLockedReq hits
system.cpu.dcache.demand_hits::cpu.data 34080283 # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total 34080283 # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data 34080283 # number of overall hits
system.cpu.dcache.overall_hits::total 34080283 # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data 268143 # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total 268143 # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data 1049241 # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total 1049241 # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data 1 # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total 1 # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data 1317384 # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total 1317384 # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data 1317384 # number of overall misses
system.cpu.dcache.overall_misses::total 1317384 # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 16930688495 # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 16930688495 # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data 85479699625 # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 85479699625 # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data 92750 # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total 92750 # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 102410388120 # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 102410388120 # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 102410388120 # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 102410388120 # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data 20784290 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total 20784290 # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data 14613377 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total 14613377 # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data 57 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total 57 # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data 35397667 # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total 35397667 # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data 35397667 # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total 35397667 # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data 0.012901 # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total 0.012901 # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data 0.071800 # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total 0.071800 # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data 0.017544 # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total 0.017544 # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data 0.037217 # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total 0.037217 # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data 0.037217 # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total 0.037217 # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 63140.520152 # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 63140.520152 # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 81468.127556 # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 81468.127556 # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 92750 # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 92750 # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 77737.689330 # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 77737.689330 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 77737.689330 # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 77737.689330 # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs 6284356 # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets 254 # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs 146253 # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets 2 # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs 42.969074 # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 127 # average number of cycles each access was blocked
system.cpu.dcache.fast_writes 0 # number of fast writes performed
system.cpu.dcache.cache_copies 0 # number of cache copies performed
system.cpu.dcache.writebacks::writebacks 168884 # number of writebacks
system.cpu.dcache.writebacks::total 168884 # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data 206118 # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total 206118 # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data 905835 # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total 905835 # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data 1111953 # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total 1111953 # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data 1111953 # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total 1111953 # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data 62025 # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total 62025 # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data 143406 # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total 143406 # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total 1 # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data 205431 # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total 205431 # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data 205431 # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total 205431 # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 3026595754 # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 3026595754 # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data 13337681700 # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 13337681700 # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data 90250 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total 90250 # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 16364277454 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 16364277454 # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 16364277454 # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 16364277454 # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data 0.002984 # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total 0.002984 # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data 0.009813 # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total 0.009813 # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data 0.017544 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total 0.017544 # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data 0.005804 # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total 0.005804 # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data 0.005804 # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total 0.005804 # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 48796.384587 # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48796.384587 # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 93006.441153 # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 93006.441153 # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data 90250 # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 90250 # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 79658.267029 # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79658.267029 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 79658.267029 # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79658.267029 # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses 0 # Number of misses that were no-allocate
---------- End Simulation Statistics ----------
|